

# SANYO Semiconductors DATA SHEET

# LA6558—6-CH Driver for Mini Disk and Compact Disk Applications

#### Overview

The LA6558 is a 6-channel driver developed for MD and CD players.

#### **Features**

- Power amplifier 6-channel built-in
- IO max 700mA
- Level shift circuit built-in (BTL AMP)
- One mute circuit (output ON/OFF) built-in
- 3.3V power supply built-in (IO max=300mA)
- 5V power supply built-in (IO max=5mA)
- Overheat protection circuit (thermal shutdown) built-in

#### **Specifications**

**Maximum Ratings** at  $Ta = 25^{\circ}C$ 

Parameter	Symbol	Conditions	Ratings	Unit
Power supply voltage	V <sub>CC</sub> max		14	V
Maximum output current	I <sub>O</sub> max		0.7	А
Maximum input voltage	V <sub>IN</sub> B	Each CH for CH1 to CH6	13	V
Mute pin voltage	V <sub>MUTE</sub>		13	V
Allowable operation	Pd max	Mounted on a board	2.00	14/
		Independent IC	1.20	W
Operating temperature	Topr		-30 to +85	°C
Storage temperature	Tstg		-55 to +150	°C

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

#### **LA6558**

# **Recommended Operating Conditions** at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Power supply voltage	Vcc		6 to 13	V

# **Electrical Characteristics** at S-V $_{CC}$ = P-V $_{CC}$ = 8V, VREF = 1.65V, Ta = 25°C, unless especially specified.

Parameter	Parameter Symbol Conditions			Ratings		
raiametei	Symbol	Conditions	min	typ	max	Unit
All Blocks						
No-load current drain ON	I <sub>CC</sub> -ON	All AMPs output ON *1		30	50	mA
No-load current drain OFF	I <sub>CC</sub> -OFF	All AMPs output OFF *1		10	20	mA
VREF input voltage range	V <sub>REF</sub> -IN		0.5		V <sub>CC</sub> -1.5	V
BTL AMP Block						
Output offset voltage	VOFF	Voltage difference between output AMPs, each CH	-50		+50	mV
Input voltage range	VIN		0		Vcc	V
Output voltage	Vo	Voltage between each VO+ and VO- when RL=8 $\Omega$ *2	4	4.5		٧
Closed-circuit voltage gain	VG	Input/output gain Input resistance 11kΩ		12		dB
Slew rate	SR	Multiply 2 between outputs. *3		1		V/μs
MUTE ON voltage	V <sub>MUTE</sub> -ON	Each MUTE *4			0.5	V
MUTE OFF voltage	V <sub>MUTE</sub> -OFF	Each MUTE *4	2			V
Loading Block						
Voltage between outputs F	V <sub>O</sub> F	V <sub>IN</sub> +=2V, V <sub>IN</sub> -=0V	2.5	2.9	3.3	V
Voltage between outputs R	V <sub>O</sub> R	V <sub>IN</sub> +=0V, V <sub>IN</sub> -=2V	-3.3	-2.9	-2.5	V
Output voltage range F	V <sub>O</sub> MF	V <sub>IN</sub> +=5V, V <sub>IN</sub> -=0	5.2	5.7		V
Output voltage range R	V <sub>O</sub> MR	V <sub>IN</sub> +=0V, V <sub>IN</sub> -=5V		-5.7	-5.2	V
Output offset voltage	VOFF	Voltage difference between outputs when brake is applied.	-50		+50	mV
Input current	I-IN	At V <sub>IN</sub> =3.3V			500	μΑ
3.3VREG Block						
Output voltage	V <sub>O</sub> -REG1	I <sub>O</sub> =100mA	3.15	3.3	3.45	V
Line regulation	ΔV-LIN1	V <sub>CC</sub> =6 to 12V at I <sub>O</sub> =100mA	-100		+100	mV
Load regulation	ΔV-LOAD1	I <sub>O</sub> =0 to 200mA	-100		+100	mV
5VREG Block						
Output voltage	V <sub>O</sub> -REG2	I <sub>O</sub> =3mA	4.75	5	5.25	V
Line regulation	ΔV-LIN1	I <sub>O</sub> =3mA, V <sub>CC</sub> =6 to 12V		100		mV
Load regulation	ΔV-LOAD	I <sub>O</sub> =1 to 3mA		100		mV
O-RESET Block (Operating for Vr	ef)					
H reset output voltage	V <sub>OR</sub> H	10kΩ between V <sub>CC</sub> -RESET	6.5			V
L reset output voltage	VORL	10k $\Omega$ between V $_{\hbox{\scriptsize CC}}$ and RESET			0.5	V
O-RESET threshold voltage	V <sub>RT</sub>		0.5	0.7	0.9	V
O-RESET hysteresis voltage	V <sub>hys</sub>		50	100	200	mV

<sup>\*1.</sup> P-V $_{CC}$  and S-V $_{CC}$  total current dissipation under no load.


<sup>\*2.</sup> Voltage difference between both ends of the load( $8\Omega$ ). Output in the saturated condition.


<sup>\*3.</sup> These values are design guarantee values, and are not tested.

<sup>\*4.</sup> Output is ON with IN-MUTE: [H] and OFF (HI impedance) with IN-MUTE: [L].


# **Package Dimensions**

unit: mm (typ)





# **Block Diagram**



# LA6558

# **Pin Functions**

Pin No.	Pin Name	Description (functions)
1	V <sub>O</sub> 3-	Output for CH3 (-)
2	V <sub>O</sub> 3+	Output for CH3 (+)
3	V <sub>O</sub> 5-	Output for CH5 (-), inverted relative to input
4	V <sub>O</sub> 5+	Output for CH5 (+), not inverted relative to input
5	V <sub>O</sub> 4-	Output for CH4 (-), inverted relative to input
6	V <sub>O</sub> 4+	Output for CH4 (+), not inverted relative to input
7	P-GND1	Power system GND (CH3, 4, 5)
8	S-GND	Signal system GND
9	$V_{REF}$	Reference voltage input pin
10	IN-MUTE	Output ON/OFF for BTL AMP (CH1, 2, 4, and 5) and 3.3 V, 5 V <sub>REG</sub> . ([H]: Output ON, [L]: Output OFF)
11	O-RESET	Reset output (Open collector)
12	V <sub>IN</sub> 4	Input for CH4
13	V <sub>IN</sub> 5	Input for CH5
14	V <sub>IN</sub> 3+	Input for CH3 (+)
15	V <sub>IN</sub> 3-	Input for CH3 (-)
16	5V <sub>REG</sub>	5V Power output
17	V <sub>IN</sub> 6-	Input for CH6 (-)
18	V <sub>IN</sub> 6+	Input for CH6 (+)
19	V <sub>IN</sub> 2	Input for CH2
20	V <sub>IN</sub> 1	Input for CH1
21	s-v <sub>cc</sub>	Signal system V <sub>CC</sub>
22	3.3V <sub>REG</sub>	3.3V Power output
23	P-V <sub>CC</sub>	Power system power supply
24	P-GND2	Power system GND(CH1, 2, 6)
25	V <sub>O</sub> 1-	Output for CH1 (-), inverted relative to input
26	V <sub>O</sub> 1+	Output for CH1 (+), not inverted relative to input
27	V <sub>O</sub> 2-	Output for CH2 (-), inverted relative to input
28	V <sub>O</sub> 2+	Output for CH2 (+), not inverted relative to input
29	V <sub>O</sub> 6-	Output for CH6 (-)
30	V <sub>O</sub> 6+	Output for CH6 (+)

<sup>\*1.</sup> Connect P-GND and S-GND externally and set both to the lowest potential (sub-straight).

<sup>\*2.</sup> Connect S-V<sub>CC</sub> and P-V<sub>CC</sub> externally for use as power supplies.

# **Pin Description**


Pin Desc	_	1	T	
				Equivalent Circuit Diagram
Pin Name Input (BTL AMP)	Pin Name VIN1 VIN2 VIN4 VIN5	Pin No  20 19 12 13	Description  Each input pin	VIN O Vref
Output (BTL AMP)	V <sub>O</sub> 1+ V <sub>O</sub> 1- V <sub>O</sub> 2+ V <sub>O</sub> 2- V <sub>O</sub> 4+ V <sub>O</sub> 5+ V <sub>O</sub> 5-	26 25 28 27 6 5 4 3	Each output	OUT
Mute	IN-MUTE	10	Output ON/OFF. IN-MUTE: H output ON IN-MUTE: L output OFF	VCC IN-MUTE 100kΩ S-GND
Reset	O-RESET	11	Open collector	

Continued on next page.

Continued from	preceding page.
----------------	-----------------


	n preceding page	e.	T	
Pin Name	Pin Name	Pin No	Description	Equivalent Circuit Diagram
Input	V <sub>IN</sub> 3-	15	Each input pin	
(Loading	V <sub>IN</sub> 3+	14	, , , , , , , , , , , , , , , , , , ,	<del></del>
	VINO+			
block)	V <sub>IN</sub> 6-	17		
	V <sub>IN</sub> 6+	18		<b>T</b>
				Τ
				<b>1</b> 00kΩ <b>≥</b>
				50kΩ
Output	V <sub>O</sub> 3+	2	Each output	
(Loading	V <sub>O</sub> 3-	1		<del></del>
block)	V <sub>O</sub> 6+	30		ightharpoonup
block)	V <sub>O</sub> 6-	29		
	۸.00-	25		10κΩ 🔭
				<u></u>
				10kΩ
				•
				<b>├</b> ──
				10kΩ <b>≱</b>
				10/22
				<i>/// ///</i>
<sup>5V</sup> REG	<sup>5V</sup> REG	16	Output for 5V <sub>REG</sub>	
				• •   • • • • • • • • • • • • • • • •
				<b>≱</b> 39kΩ
				<b>₹ 1010</b>
				\$ 13kΩ
				*
				<i>#</i>
				,,,,
3.3V <sub>REG</sub>	3.3V <sub>REG</sub>	22	Output for 3.3V <sub>REG</sub>	
1,20	ILLO		, ites	
				<b>├</b> ──()
				\$ 5.46kΩ
				\$ 5.46kΩ
				*
				<del>///</del>
				///

# **Sample Application Circuit**



Note: When connecting a load to CH3 and CH6, set the output capacitor to  $0.56\mu F$  or more and select the capacitor according to the setting. The capacitor to be used should be less in capacity fluctuation due to temperature.

#### Relation of MUTE and Power (P-V<sub>CC</sub>)



- \* Connect S-V<sub>CC</sub> and P-V<sub>CC</sub> externally.
- \* Connect P-GND and S-GND externally.

#### Various MUTE functions and output, 3.3V REG operation condition

	CH1, 2, 4, 5 (BTL-AMP)	CH3, 6 (LOADING)	3.3V <sub>REG</sub> 5V <sub>REG</sub>
With IN-MUTE: L	OFF	-	OFF
With thermal shutdown operating	OFF	OFF	OFF
With VREF lowering (0.7V or less)	OFF	-	-

<sup>\* (-)</sup> indicates no-operation for functions to which MUTE, thermal shutdown, and VREF lowering correspond.

#### Operative for ((MUTE operation)) to BTL-AMP(CH1, 2, 4, 5) and 3.3VREF, 5VREF

IN-MUTE condition	BTL-AMP (CH1, 2, 4, 5)	3.3V <sub>REG</sub> 5V <sub>REG</sub>
Н	ON	
L	OFF	

#### Operative for ((VREF lowering)) to BTL-AMP

Vo == condition	BTL-AMP
V <sub>REF</sub> condition	(CH1, 2, 4, 5)
V <sub>REF</sub> > 0.7(V)	ON
V <sub>REF</sub> < 0.7(V)	OFF

#### **LOADING Block**

V <sub>IN</sub> *+ (FWD)	V <sub>IN</sub> *- (REV)	Loading output
	L	Brake
L	Н	Reversed (V <sub>O</sub> =-1.5×REV) *1
	L	Forward (V <sub>O</sub> = 1.5×FWD) *1
H	Н	(V <sub>O</sub> =1.5×(VFO-VRE))

<sup>\*</sup> When the brake is applied, each "+" and "-" output voltage becomes V<sub>CC</sub>/2.

<sup>\*</sup> IN-MUTE operates for BTL-AMP (CH1, 2, 4, and 5) and 3.3VREF and 5 VREF.

<sup>\*</sup> VREF lowering is effective for BTL-AMP only.

<sup>\*1</sup> FWD: V<sub>IN</sub>6+, V<sub>IN</sub>3+, REV: V<sub>IN</sub>6-, V<sub>IN</sub>3-.

<sup>\*</sup> L voltage is L<VF( $\approx$ 0.6V).


<sup>\*</sup> Gain of loading (CH3, 6) is 3.5dB(TYP).

#### **Reset function**

IN-MUTE	V <sub>REF</sub>	O-RESET
,	V <sub>REF</sub> < 0.7V	L
L	V <sub>REF</sub> > 0.7V	L
	V <sub>REF</sub> < 0.7V	L
Н	V <sub>REF</sub> > 0.7V	Н

<sup>\*</sup> O-RESET is an open collector output (NPN).

#### Relation of input and output (BTL-AMP)



- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co..Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of February, 2007. Specifications and information herein are subject to change without notice.

<sup>\*</sup> O-RESET: L indicates that the NPN output is ON while O-RESET: H indicates that this output is OFF.