

LA7415

VHS VCR Playback Head and Record Amplifiers

Overview

The LA7415 is a record and playback amplifier IC for VHS format VCR decks. In combination with a Sanyo LC7420 or LA7430 Series video signal processing IC, the LA7415 can provide an adjustment-free Y/C record current.


Features

- Record amplifier: Provides stable recording characteristics using a fixed-current drive technique that is resistant to load variations.
- REC-AMP: Includes a built-in AGC circuit.
- Can use the same printed circuit board as the LA7411.

Package Dimension

unit: mm

3061-DIP30S



Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max		7.0	V
Allowable power dissipation	Pd max	Ta 65 ℃	650	W
Operating temperature	Topr		-10 to +65	°C
Storage temperature	Tstg		-40 to +150	°C

Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{CC}		5.0	V
Operating voltage range	V _{CC} op		4.8 to 5.5	V

SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

Electrical Characteristics at $Ta = 25^{\circ}C$

											Ratings			
Paran	neter		Symbol			Conditions				min	turn	mov	Unit	
				Input Output			T2	T4	T5	min	typ	max		
[Playback Mode]						T15: 5.0 V, T13: OPEN, T7: OPEN	TRCK	HA	SW30 MUTE					
Current drain I _{CCP}						Pin 15 influx current	OPEN	0	0	24	30	36	mA	
	SP L	CH1	VG _P 1	P1 T20A T10A			OPEN	0	0	54.0	57.0	60.0	dB	
	SP H	CH2	VG _P 2	T23A	T10A	V _{IN} = 38 mVp-p, f = 1 MHz	OPEN	0	2.5	54.0	57.0	60.0	dB	
Voltage gain	EP L	CH3	VG _P 3	T27A	T10A		OPEN	5.0	0	56.0	59.0	62.0	dB	
	EP H	CH4	VG _P 4	T30A	T10A		OPEN	5.0	2.5	56.0	59.0	62.0	dB	
Voltage gain dif	ferentia	1	VG _P 1	-	-	VG _P 1 – VG _P 2	-	-	-	-1	0	+1	dB	
Voltage gain di	ferentia	2	VG _P 2	-	-	VG _P 3 – VG _P 4	-	-	-	-1	0	+1	dB	
Inter-mode gair	n differer	nce	VG _{P EP-SP}	-	-	VG _P 3 – VG _P 1	-	-	-	1	2	3	dB	
CH1		CH1	V _{NIN} 1	T20A	T10A		OPEN	0	0	-	1.1	1.5	μVrms	
Equivalent input		CH2	V _{NIN} 2	T23A	T10A	After the 1.1-MHz LPF	OPEN	0	2.5	-	1.1	1.5	μVrms	
noise voltage		CH3	V _{NIN} 3	T27A	T10A	V _{OUT} VGp1, 2, 3, 4	OPEN	5.0	0	-	1.1	1.5	µVrms	
		CH4	V _{NIN} 4	T30A	T10A	v Op 1, 2, 3, 4	OPEN	5.0	2.5	-	1.1	1.5	µVrms	
		CH1	Vfp1	T20A	T10A		OPEN	0	0	-2.5	0	-	dB	
Frequency		CH2	Vfp2		T10A	V _{IN} = 38 mVp-p f = 7 MHz	OPEN	0	2.5	-2.5	0	-	dB	
characteristics		CH3	Vfp3		T10A	V _{OUT}	OPEN	5.0	0	-2.5	0	_	dB	
		CH4	Vfp4		T10A	VG _P 1, 2, 3, 4 output ratio	OPEN	5.0	2.5	-2.5	0	_	dB	
		CH1	V _{HDP} 1	T20A	T10A		OPEN	0	0		-40	-35	dB	
Second harmonic distortion		CH2	V _{HDP} 2	T23A	T10A	V _{IN} = 38 mVp-p f = 4 MHz	OPEN	0	2.5	_	-40	-35	dB	
		CH3	V _{HDP} 3	T27A	T10A	(8-MHz component)/(4-MHz component)	OPEN	5.0	0	-	-40	-35	dB	
		CH4	V _{HDP} 4	T30A	T10A	output ratio	OPEN	5.0	2.5	_	-40	-35	dB	
		CH1	V _{OMP} 1	T20A	T10A		OPEN	0	0	1.0	1.2		Vp-p	
Maximum output level		CH2	V _{OMP} 1	T23A	T10A	f = 1 MHz	OPEN	0	2.5	1.0	1.2		Vp-p Vp-p	
		CH3	VOMP2	T27A	T10A	The output level when the third	OPEN	5.0	0	1.0	1.2		Vp-p Vp-p	
		CH4		T30A	T10A	harmonic in the output is -30 dB	OPEN	5.0	2.5	1.0	1.2			
		014	V _{OMP} 4	T23A			OPEN	0	2.5	-	-40	-35	Vp-p dB	
		CH1 V _{CR} 1	V 4					0	0				dВ	
Creastally SD		CIII	VCRI	T27A	T10A	$V_{IN} = 38 \text{ mVp-p},$	OPEN		0	-	-40	-35		
Crosstalk SP		CH2	CH2 V	V _{CR} 2	T30A	T10A	f = 4 MHz V _{OUT}	OPEN	0	-	-	-40	-35	dB
(Note 1)					T20A	T10A	VG _P 1, 2	OPEN	0	2.5	-	-40	-35	dB
					T27A	T10A	1 /	OPEN	0	2.5	-	-40	-35	dB
				T30A	T10A		OPEN	0	2.5	-	-40	-35	dB	
				T23A			OPEN	5.0	0	-	-40	-35	dB	
		CH3	V _{CR} 3		T10A	$v_{l} = 00 mv_{p} p,$	OPEN	5.0	0	-	-40	-35	dB	
Crosstalk EP					T10A	f = 4 MHz	OPEN	5.0	0	-	-40	-35	dB	
(Note 1)					T10A	<u>Vout</u> VG _P 3, 4	OPEN	5.0	2.5	-	-40	-35	dB	
		CH4	V _{CR} 4	T27A		·	OPEN	5.0	2.5	-	-40	-35	dB	
				T30A	T10A		OPEN	5.0	2.5	-	-40	-35	dB	
			V ODC1	_	T10	CH1-CH2	OPEN	-	0	-100	0	+100	mV	
							OPEN	0	2.5	-100	0	+100	mV	
			V _{ODC} 2	_	T10	CH3-CH4	OPEN	-	0	-100	0	+100	mV	
							OPEN	5.0	2.5	-100	0	+100	mV	
			V ODC3	_	T10	CH1-CH3	OPEN	0	_	-100	0	+100	mV	
Output DC							OPEN	5.0	0	-100	0	+100	mV	
offset			V _{ODC} 4	_	T10	CH2-CH4	OPEN	0	-	-100	0	+100	mV	
					110	0112-0114	OPEN	5.0	2.5	-100	0	+100	mV	
			V _{ODC} 5	_	T10	CH1-CH4	OPEN	0	0	-100	0	+100	mV	
			• 0000				OPEN	5.0	2.5	-100	0	+100	mV	
			V _{ODC} 6	_	T10	CH2-CH3	OPEN	0	2.5	-100	0	+100	mV	
			* ODC0				OPEN	5.0	0	-100	0	+100	mV	

Continued on the next page.

Note 1. With the input inductor L (8.2 µH) shorted. 2. Since the T4 (HA) control switch timing is synchronized with T6 (H-Sync), a T6 trigger (0 - 5 V - 0) must be input before measuring each of these items.

									Ratings		
Parameter	Symbol	Input Output		Conditions	T2	T4	T5	min	typ	max	Unit
		mput	Output	T15: 5.0 V, T13: OPEN, T7: OPEN	TRCK	HA	SW30 MUTE		I		<u> </u>
Enveloped detector output pin voltage	V _{ENV}		Т8	The T8 DC voltage with no input	OPEN	0	0	0	0.4	0.8	V
Enveloped detector voltage SP1	V _{ENVSP1}	T20A	Т8	f = 4 MHz T10A: Adjusted to 300 mV p-p	OPEN	0	0	2.1	2.6	3.1	V
Enveloped detector voltage SP2	V _{ENVSP2}	T20A	Т8	f = 4 MHz T10A: Adjusted to 600 mV p-p	OPEN	0	0	4.5	4.8	5.0	v
Enveloped detector voltage EP1	V _{ENVEP1}	T27A	Т8	f = 4 MHz T10A: Adjusted to 200 mV p-p	OPEN	5.0	0	2.0	2.6	3.0	V
Enveloped detector voltage EP2	V _{ENVEP2}	T27A	Т8	f = 4 MHz T10A: Adjusted to 450 mV p-p	OPEN	5.0	0	4.5	4.8	5.0	v
Comparator output voltage 1	V _{COMP1}	T20A	Т3	f = 4 MHz, V_{IN} = 38 mVp-p The T3 DC voltage	5.0	0	0	-	0.4	0.7	V
Comparator output voltage 2	V _{COMP2}	T20A	Т3	f = 4 MHz, V _{IN} = 38 mVp-p The T3 DC voltage	5.0	5.0	0	4.5	4.8	-	V
Playback mode on switching	R _{PON} 17		P-17	The difference in the DC measurement	-	-	-	-	4.0	6.0	
transistor on resistance	R _{PON} 18		P-18	for 1-mA and 2-mA influx currents	-	-	-	-	4.0	6.0	
Playback mode	R _{PON} 21		P-21		OPEN	5.0	-	-	4.0	6.0	
mode switching	R _{PON} 24		P-24	The difference in the DC measurement	OPEN	5.0	-	-	4.0	6.0	
transistor on	R _{PON} 26		P-26	for 1-mA and 2-mA influx currents	OPEN	0	-	-	4.0	6.0	
resistance	R _{PON} 29		P-29		OPEN	0	_	_	4.0	6.0	
-	TR1-1		T2	Normal \rightarrow Trick1	*	_	_	3.2		5.0	V
Trick 1 threshold level	TR1-2		T2	Trick1 → Normal	*	_		1.2	_	2.8	v
	TR1-2		T2	Normal \rightarrow Trick2	*		_	0.0		0.8	V
Trick 2 threshold level					*				-		V
	TR2-2		T2	Trick2 \rightarrow Normal		-	-	1.2	-	2.8	-
HAPB threshold level	HAP-1		T4	$SP \rightarrow EP$	-	*	-	1.8	-	5.0	V
level	HAP-2		T4	$EP \rightarrow SP$	-	*	-	0.0	-	1.4	V
SW30 threshold	SW30-1		T5	$Lch \rightarrow Hch$	-	-	*	1.2	-	5.0	V
level	SW30-2		T4	$Hch \to Lch$	-	-	*	0.0	-	0.8	V
					T2	T4	T5				
[Record Mode]				T15: 5.0 V, T2: OPEN, T6: 5.0 V, T7: 5.0 V	REC Adj2	HA	SW30 MUTE				
Current drain	I _{CCR}			The pin 15 influx current	OPEN	0	0	44	55	66	mA
AGC amplifier	V _{RSP}	T11A	T21A	f = 4 MHz	OPEN	0	0	147	156	165	mVp-p
output level	V _{REP}	T11A	T26A	V _{IN} = 200 mVp-p	OPEN	5.0	0	116	123	130	mVp-p
Inter-mode gain difference	VG _R	-	_	V _{RSP} /V _{REP}	_	_	-	1.30	2.05	2.80	dB
AGC amplifier control	V _{AGC} 1-SP	T11A	T21A	f = 4 MHz, V _{IN} = 400 mVp-p	OPEN	0	0	-	0.5	1.0	dB
characteristics 1	V _{AGC} 1-EP	T11A	T26A	The output level/V _{RSP, EP} ratio	OPEN	5.0	0	-	0.5	1.0	dB
AGC amplifier control	V _{AGC} 2-SP	T11A	T21A	f = 4 MHz, V _{IN} = 100 mVp-p	OPEN	0	0	-1.0	-0.5	-	dB
characteristics 2	V _{AGC} 2-EP		T26A	The output level/V _{RSP, EP} ratio	OPEN	5.0	0	-1.0	-0.5	_	dB
AGC amplifier frequency	V FRS	T11A	T21A	f = 1 MHz, 7 MHz, V _{IN} = 100 mVp-p	OPEN	0	0	-1.0	-0.0	+1.0	dB
characteristics	V FRE	T11A	T26A	The 7 MHz/1 MHz output ratio	OPEN	5.0	0	-1.0	-0.0	+1.0	dB
				f _ 4 MHz \/ _ 200 m\/n n							
AGC amplifier second harmonic distortion	V _{HDRS} V _{HDRE}	T11A T11A	T21A T21A	f = 4 MHz, V _{IN} = 200 mVp-p The (8 MHz component)/(4 MHz component) output ratio	OPEN OPEN	0 5.0	0	-	-45 -45	-40 -40	dB dB
				•							
AGC amplifier maximum	V OMRS	T11A	T21A	f = 4 MHz, The output level for which the second harmonic is -35 dB	Adj.	0	0	20	22	-	mAp-p
output level	V OMRE	T11A	T26A	the second narmonic is -30 db	Adj.	5.0	0	20	22	-	mAp-
AGC amplifier muting	V MRS	T11A	T21A	f = 4 MHz, VI = 200 mVp-p	OPEN	0	5.0	-	-45	-40	dB
attenuation	V MRE			The output level/V _{RSP} , _{EP} ratio							

Continued on the next page.

								Ratings			
Parameter	Symbol			Conditions				min	typ	max	Unit
		Input	Output		T2	T4	T5		96	max	·
[Record Mode]				T15: 5.0 V, T2: OPEN, T6: 5.0 V, T7: 5.0 V	REC Adj2	HA	SW30 MUTE				
AGC amplifier relative cross modulation level	V _{CYS}	T10A	T21A	T10A: f = 629 kHz, V _{IN} = 360 mVp-p T11A: f = 4 MHz, V _{IN} = 200 mVp-p	OPEN	0	0	-	-45	-40	dB
	V _{CYE}	T11A	T26A	(4 MHz ±629 kHz)/(4 MHz) output ratio	OPEN	5.0	0	-	-45	-40	dB
5	R _{RON} 17		P-17		OPEN	5.0	-	-	4.0	6.0	
	R _{RON} 18		P-18	TI 111 DO	OPEN	0	-	-	4.0	6.0	
Record mode mode switching	R _{RON} 21		P-21	The difference in the DC measurement for 1-mA	OPEN	5.0	-	-	4.0	6.0	
transistor on resistance	R _{RON} 24		P-24	and 2-mA influx currents	OPEN	5.0	-	-	4.0	6.0	
resistance	R _{RON} 26		P-26		OPEN	0	-	-	4.0	6.0	
	R _{RON} 29		P-29		OPEN	0	-	-	4.0	6.0	
HA record	HAR-1		T4	$SP \rightarrow EP$	-	*	-	1.8	-	5.0	V
threshold level	HAR-2		T4	$EP \rightarrow SP$	-	*	-	0.0	-	1.4	V
Record MUTE	MUTE-1		T5	$MUTE\;OFF\toON$	-	-	*	3.4	-	5.0	V
threshold level	MUTE-2		T5	$MUTE\;ON\toOFF$	-	-	*	0.0	-	3.0	V
Record/playback threshold level	SW REC/PB			T7: control voltage	-	-	-	2.2	_	5.0	V


Notes 3. Measure with a DC voltage of about 1.8 V applied to the AGC detector filter pin (pin 12) and with the AGC amplifier gain fixed. 4. Adjust the output level by applying a DC voltage to T13 (REC CUR.Adj2)

5. Use a resistor with a $\pm 1.0\%$ tolerance between pins 14 and 15.

Usage Notes

1. Control Pin Logic

RF SW, REC MUTE: pin 5



Playback mode


If the pin 5 DC voltage is < 1.0 V: Lch If the pin 5 DC voltage is > 1.0 V: Hch

Record mode


If the pin 5 DC voltage is < 3.2 V: Muting will be off

If the pin 5 DC voltage is > 3.2 V: Muting will be on

Record/playback mode switching: pin 7




If the pin 7 DC voltage is < 2.0 V: Playback mode If the pin 7 DC voltage is > 2.0 V: Record mode H.Sync input: pin 6



If the pin 6 DC voltage is > 1.5 V: Currently the signal is in an H.Sync period

*: Playback mode: Used for switching timing in SP search. Record mode: Used as the record amplifier AGC synchronization block gate pulse.

(4) Playback trick mode switching: pin 2




*: Normal mode: Two channels controlled (EP/SP) by pin 4: ON Envelope comparator: OFF

In trick 1 and 2 modes: All 4 channels: ON Envelope comparator: ON

*: The difference between trick 1 and trick 2 is that:

Trick1Envelope comparator (pin 3) output \rightarrow Servo (microcontroller) \rightarrow Pin 4 HA \rightarrow SP search is performed in the HA switch path.Trick2Envelope comparator output \rightarrow SP search is performed in the HA switch path. (See the block diagram.)

HA SW (EP/SP mode switching): pin 4



If the pin 4 DC voltage is < 1.6 V: SP mode If the pin 4 DC voltage is > 1.6 V: EP mode


*: H.Sync synchronization for HA switching:

The switching of the HA SW circuit show in the figure at the right is synchronized with the H.Sync signal input to pin 6. (Other EP/SP switching is performed in real time.)

Comp.OUT (pin 3)

If the EP envelope is > SP: High (4.0 V or higher)


If the EP envelope is < SP: Low (0.7 V or lower)



2. Envelope Detector Characteristics: pin 8

The LA6529M includes an on-chip playback signal envelope detector circuit used to achieve automatic tracking adjustment with essentially linear characteristics.






3. Record Amplifier Gain Control

The LA6529M achieves an adjustment-free record current by adding an AGC circuit in the record amplifier block. The record current can be modified using the circuit shown below.

(1) REC Current.Adj2: When open

The pin 13 DC level is set to 1/2 V_{CC} (about 2.5 V) by an internal bias and the record current is determined by RO1.




Design values: RO1: 1.5 k = 15.6 mAp-p (SP) (per channel) = 12.3 mAp-p (EP)


(2) REC Current.Adj2: When used

The value determined by RO1 can be adjusted from -6.0 dB to +3.5 dB by applying a control DC level (1 to 4 V) to pin 13.

(Reference)

The circuit below can be used to apply the DC control level to pin 13. This allows 9 modes (1 to 4 V) to be applied.






Pin Functions


Pin No.	Pin	Standa	rd DC voltage (V)	Pin circuit	Notes	
1 19	PB Amp	РВ	2.0	V_{CC} $1.5k\Omega$ $1.6k\Omega$ $1.6k\Omega$ $1.6k\Omega$ $1.6k\Omega$ 100Ω 28		
22 28	22 Second filter 28		3.6	75Ω ₩ (EP : 0Ω) ₹10kΩ		
2	TRICK-H			V_{CC} $120k\Omega$ Trick1 Comp Trick2 Comp Trick2 Comp Trick2 T	3.0 V 1.0 V Trick2	
3	COMP-OUT	PB	High: 4.5 V or higher	V _{CC}	EP > SP ENV: High	
		REC	OPEN	ζ ξικΩ 		
4	HA (EP/SP)			4 1 κΩ 1 κΩ HA Comp 100 κΩ 1.6V	1.6 V EP	
5	RF-SW (REC-MUTE)			S 1kΩ RECMUTE Comp RECMUTE S0kΩ 3.2V T T 1.0V	SW30 REC MUTE Hch ON 3.2 (V) 1.0 (V) Lch OFF	
6	H-SYNC			6 20kΩ 80kΩ 80kΩ 1.2V 1.2V	1.5 V L	

Continued on the next page.

7	REC-H	PB	0	7 20kΩ 80kΩ 80kΩ 1.6V T	2.0 V PB
		REC	5	80k0 \$	2.0 V PB
				m m	
8	ENV DET OUT	РВ	Described in a separate document.		
0		REC	0	(8)	
9	GND				
10	PB-OUT	PB	2.3	PB OUT 100Ωξ J 5kΩ	
	REC-C-IN	REC	3.6	25kΩ 300Ω C IN 10	
11	REC-Y-IN	REC	3.6	5kΩ 300Ω T (1)	
12	AGC-FLT	PB	1.6		
12	AGC-FLT REC 1.6				
13 REC-CURREN	PB 2.5		2.5	V _{CC} 100kΩ≶	4 V: +3.5 dB 2.5 V: ±0 dB (OPEN) 1 V: −6 dB
		REC 2.5		13Comp 100kΩ≶ 777	1 V: –6 dB

Pin No.	Pin	Standar	d DC voltage (V)	Pin circuit	Notes
14 REC-CURRENT ADJ1	РВ	4.5	(14) Comp		
	REC	5.0			
15	V _{CC}				
16	REC-BIAS	РВ	2.5		
-		REC	1.7	From H REC IkQ	
17	17 REC-SP OUT 18 REC-EP OUT	РВ	0		
18		REC	4.2		
20 23	SP-L-IN SP-H-IN	РВ	0.7	23 (2) (2) (2) (2) (2) (2) (2) (2) (2) (2)	
27 30	EP-L-IN EP-H-IN	REC	0	REC ON	
21 24	SP-L-SW SP-H-SW	РВ	0		
26 29	EP-L-SW EP-H-SW	I-SW REC 4.2			
	1	1		777	





T00061

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- This catalog provides information as of April, 1997. Specifications and information herein are subject to change without notice.