

LB1854M

Three-Phase Brushless Motor Driver IC

Overview

The LB1854M is a three-phase brushless motor driver IC and is optimal, in particular, for driving VCR capstan and drum motors.


Features

- 120° voltage linear drive technique
- The LB1854M soft switching scheme allows smaller external capacitors to be used (e.g., chip capacitors).
- Built-in thermal-shutdown function
- Built-in overcurrent protection circuit
- Built-in FG amplifiers (operational amplifier and Schmitt amplifier)
- Control start voltage set by an external voltage
- The output current feedback level can be changed by changing the control gain to one of two levels.

Package Dimensions

unit: mm

3073A-MFP30S



Specifications

Absolute Maximum Ratings at Ta = $25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} 1 max		20	V
Maximum supply voltage	V _{CC} 2 max		7.0	V
Applied output voltage	V _{OU, V, W}		22	V
Maximum output current	I _{OUT} max		1.5	A
Allowable power dissipation	Pd max		1.05	W
Operating temperature	Topr		-20 to +75	°C
Storage temperature	Tstg		-55 to +150	°C

Allowable Operating Ranges at Ta = $25^{\circ}C$


Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{CC} 1		5 to 18	V
Supply voltage	V _{CC} 2		4.3 to 6.5	V

SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN


Parameter	Symbol	Conditions	min	typ	max	Unit
	I _{CC} 1	$V_C = 0 V, R_L = \infty$		17	30	mA
Current drain	I _{CC} 2	$V_{C} = 0 V$		6.5	9.5	mA
[Drive Block]	•					
	V _O (sat) 1	I _{OUT} = 0.5 A, sink + source		1.6	2.2	V
Output saturation voltage	V _O (sat) 2	I _{OUT} = 1.0 A, sink + source		2.0	3.0	V
Output TRS breakdown voltage	V _O (sus)	I _{OUT} = 20 mA*	20			V
Output resting potential	V _{OQ}	$V_{C} = 0 V$	5.7	6.0	6.3	V
Hall amplifier input offset voltage	V _H offset		-5		+5	mV
Hall amplifier input bias current	I _H bias			1	5	μA
Hall amplifier common mode input voltage range	V _H ch		1.3		2.2	V
Hall input/output voltage gain	GV _{HO}		43	46	49	dB
[Control Block]				•	•	
	GV _{CO} 1	High gain	37	40	43	dB
Control output drive gain	GV _{CO} 2			34	37	dB
Control output CH difference	ΔGV_{CO}		-2		+2	dB
Control start voltage	V _{CTH}	When $V_{OUT}p-p = 2 V$		2.5		V
Gain control switching high level			4		5	V
Gain control switching middle level		Middle level when the input is open	2		3	V
Gain control switching low level			0		1	V
[FG Amplifier]			·	•	•	
FG amplifier input offset voltage	V _{FG} offset		-8		+8	mV
Open-loop voltage gain	GV _{FG}	f = 1 kHz		60		dB
Source output saturation voltage	V _{FG OU}	I _O = 2 mA	37			V
Sink output saturation voltage	V _{FG OD}	I _O = -2 mA			1.3	V
Common-mode signal rejection ratio	CHR	*		80		dB
FG amplifier common-mode input voltage range	V _{FG CH}		0		3.5	V
Phase margin		*		20		Deg
0.1. 191. 1	∆Vsh1	FG _{OUT} 2: High to low		22		mV
Schmitt hysteresis	∆Vsh2	FG _{OUT} 2: Low to high		22		mV
Schmitt input voltage range	Vsh _{CH}		0.7		3.5	V
[Thermal Shutdown]			·			
Operating temperature	TSD	*	150	180	210	°C
Hysteresis	ΔTSD	*		15		°C

Electrical Characteristics at Ta = 25°C, $V_{\rm CC}1$ = 12 V, $V_{\rm CC}2$ = 5 V


Note: * Items marked with an asterisk are design target values and are not measured.



Pin Assignment




Block Diagram





Sample Application Circuit



Truth Table

Source		Input			Forward and reverse control
	Sink		V	W	F/RC
1	W phase \rightarrow V phase	Н	н	L	L
1	V phase \rightarrow W phase				Н
2	W phase \rightarrow U phase	н	1		L
2	U phase \rightarrow W phase	н	L	L	Н
3	V phase \rightarrow W phase		L	Н	L
3	W phase \rightarrow V phase				Н
4	U phase \rightarrow V phase		н		L
4	4 V phase \rightarrow U phase		- 1	L	н
5	V phase \rightarrow U phase	н	L	Н	L
5	U phase \rightarrow V phase				Н
6	U phase \rightarrow W phase		н	н	L
6	W phase \rightarrow U phase	L	п	r1	Н

Input high: Phase 1 is 0.2 V or more higher than the corresponding phase 2 for each phase input. Low: Phase 1 is 0.2 V or more lower than the corresponding phase 2 for each phase input. Forward and reverse control high: 2.3 V to V_{CC} 1 Low: 0 V to 0.7 V

Pin Functions

Unit (resistance: Ω)

Pin No.	Symbol	Pin voltage	Equivalent circuit	Function
1, 2, 14, 15, 16, 17, 29, 30	FRAME (GND)			Ground for all circuits except the outputs
3	FC		VCC2	The gain frequency characteristics can be lowered by connecting a capacitor between this pin and ground to prevent oscillation.
4	V _{C REF} V _C	1.5 V min V _{CC} 2 max 0 V min V _{CC} 2 max	Vcc2	Speed control The LB1854M implements a voltage control scheme in which the output voltage is controlled by the pin 5 voltage. The pin 4 voltage determines the control start voltage.
6	V _{CC} 1	5 to 18 V		Power supply that provides the drive outputs

Pin No.	Symbol	Din voltage	Equivalent circuit	Unit (resistance: C
7 8 9	U _{OUT} V _{OUT} W _{OUT}	Pin voltage	Vcc1 Vcc1 Vcc1 Vcc1 Vcc1 Vcc1 Vcc1 Rf	Output pins
10	R _f			Output transistor ground Feedback can be applied to the control amplifier by inserting resistor between this pin and GND and detecting the output current as a voltage. The overcurrent protection circuit (current limiter) operates by detecting the voltage on this pin.
11	V _{CC} 2	4.3 to 6.5 V		Power supply provided to all blocks other than the output block This voltage must be stabilized so that no ripple or other noise is present.
12	CL	0 V min V _{CC} 2 max	VCC2 (2) (2) (2) (2) (2) (2) (2) (3) (4) (5) (5) (5) (5) (5) (5) (5) (5	The current limiter operates when the R _f pin reaches the same potential as pin 12. The pin 12 potential is set up externally.
13	GC	0 V min V _{CC} 2 max	VCC2 ↓ 50k € ↓ 13 ↓ 0k ↓ 10k ↓ 10k ↓ 10k ↓ 10k ↓ 10k ↓	Control input to output gain switching pin High level (4 to 5 V): 34 dB Middle level (2 to 3 V) or open: 40 dB (low speed): 34 dB (high speed) Low level (0 to 1 V): 40 dB However, note that this applies when V _{CC} 2 is 5 V.
18	FG _{OUT} 2		V _{CC2} () () () () () () () () () ()	FG Schmitt amplifier output
19	FG _{OUT} 1			FG amplifier output

Continued from preceding page.

Pin No.	Symbol	Pin voltage	Equivalent circuit	Function
20 21	FG _{IN} FG _{IN} +	0 V min 3.5 V max (when V _{CC} 2 is 5 V)		FG signal input
22	FRC	High: 2.3 V min Low: 0.7 V max	VREG 30k 30k 30k 30k 30k	Motor forward/reverse control pin Low level (0.7 V or lower): forward High level (2.3 V or higher): reverse
23 24 25 26 27 28	W _{IN} 2 W _{IN} 1 V _{IN} 2 V _{IN} 1 U _{IN} 2 U _{IN} 1	1.4 V min 2.0 V max	VREG VCC2 24 26 28 77 77 77	W phase Hall sensor input Logic high is the $W_{IN}1 > W_{IN}2$ state. V phase Hall sensor input Logic high is the $V_{IN}1 > V_{IN}2$ state. U phase Hall sensor input Logic high is the $U_{IN}1 > U_{IN}2$ state.

No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.

- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - In the second second
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 1997. Specifications and information herein are subject to change without notice.