

**LB1998** 



# Three-Phase Brushless Motor Driver for CD-ROM Spindle Drive

#### Overview


The LB1998 is a three-phase brushless motor driver especially suited for CD-ROM spindle motor drives.


#### **Functions**

- Current linear drive
- Control V type amplifier
- Top side current detection technique reduces loss voltage of current detection resistor. Voltage effect of this resistor reduces internal current drain of IC.
- Built-in current limiter circuit
- Built-in reverse blocking circuit
- Hall FG output
- Built-in 1 Hall FG/3 Hall FG switching circuit
- Built-in short braking circuit
- Built-in Hall bias cicuit
- Built-in thermal shutdown circuit
- Built-in S/S function
- Built-in 3 mode gain switching function ensures compatibility with 8/12 cm CAV and CLV discs

#### **Package Dimensions**

unit: mm **3234-HSOP28HC** 





- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co.,Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

## Specifications

### Maximum Ratings at $Ta = 25^{\circ}C$

| Parameter                   | Symbol                | Conditions   | Ratings           | Unit |
|-----------------------------|-----------------------|--|-------------------|------|
| Power supply voltage        | V <sub>CC</sub> 1 max |  | 7.0               | V    |
|                             | V <sub>CC</sub> 2 max |  | 14.4              | V    |
|                             | V <sub>CC</sub> 3 max |  | 14.4              | V    |
| Applied output voltage      | V <sub>O</sub> max    |  | 14.4              | V    |
| Applied intput voltage      | V <sub>IN</sub> max   |  | V <sub>CC</sub> 1 | V    |
| Output current              | I <sub>O</sub> max    |  | 1.3               | А    |
| Allowable power dissipation | Pd max                | IC only  | 0.79              | W    |
|                             |                       | with substrate (114.3 $\times$ 76.1 $\times$ 1.6 mm <sup>3</sup> , glass exposy) | 1.80              | W    |
| Operating temperature       | Topr                  |  | –20 to +75        | °C   |
| Storage temperature         | Tstg                  |  | –55 to +150       | °C   |

### Operating Conditions at Ta = $25^{\circ}C$

| Parameter            | Symbol            | Conditions         | Ratings   | Unit |
|----------------------|-------------------|--------------------|-----------|------|
| Power supply voltage | V <sub>CC</sub> 1 |                    | 4 to 6    | V    |
|                      | V <sub>CC</sub> 2 | ≥V <sub>CC</sub> 1 | 4 to 13.6 | V    |

### Sample Application at Ta = $25^{\circ}C$

| Parameter | Symbol            | Conditions          | Ratings   | Unit |
|-----------|-------------------|---------------------|-----------|------|
| 12V type  | V <sub>CC</sub> 1 | Regulated voltage   | 4 to 6    | V    |
|           | V <sub>CC</sub> 2 | Unregulated voltage | 4 to 13.6 | V    |

### Electrical Characteristics at Ta = 25°C, $V_{CC}1 = 5V$ , $V_{CC}2 = 12V$

| Parameter                           | Symbol                | Conditions                                   |                      | Ratings |                       | Unit              |
|-------------------------------------|-----------------------|--|----------------------|---------|-----------------------|-------------------|
|                                     | 0,                    |  | min                  | min typ |                       |                   |
| [Power supply current]              | -                     | r  |                      |         |                       |                   |
| Power supply current                | I <sub>CC</sub> 1     | V <sub>CIN</sub> = V <sub>CREF</sub>         |                      | 8       |                       | mA                |
|                                     | I <sub>CC</sub> 2     | V <sub>CIN</sub> = V <sub>CREF</sub>         |                      | 250     | 300                   | mA                |
| Output idle current                 | I <sub>CC</sub> 10Q   | $V_{S/S} = 0V$                               |                      |         | 200                   | μA                |
|                                     | I <sub>CC</sub> 2OQ   | $V_{S/S} = 0V$                               |                      |         | 60                    | μA                |
| [Output]                            | -                     |  |                      |         |                       |                   |
| Saturation voltage, upper side 1    | V <sub>OU</sub> 1     | $I_{O} = -0.5A, V_{CC}1 = 5V, V_{CC}2 = 12V$ |                      | 1.0     |                       | V                 |
| Saturation voltage, lower side 1    | V <sub>OD</sub> 1     | $I_{O} = 0.5A, V_{CC}1 = 5V, V_{CC}2 = 12V$  |                      | 0.3     |                       | V                 |
| Current limiter setting voltage     | V <sub>CL</sub>       | $R_{RF} = 0.25\Omega$                        |                      | 0.25    |                       | V                 |
| [Hall amplifier]                    |                       |  |                      |         |                       |                   |
| Common mode input voltage range     | V <sub>HCOM</sub>     |  | 1.2                  |         | V <sub>CC</sub> 1-1.0 | V                 |
| Input bias current                  | I <sub>HIB</sub>      |  |                      | 1       |                       | μA                |
| Minimum Hall input level            | V <sub>HIN</sub>      |  | 60                   |         |                       | mV <sub>P-P</sub> |
| [S/S pin]                           |                       |  |                      |         |                       |                   |
| High level voltage                  | V <sub>S/SH</sub>     |  | 2.0                  |         | V <sub>CC</sub> 1     | V                 |
| Low level voltage                   | V <sub>S/SL</sub>     |  |                      |         | 0.7                   | V                 |
| Input current                       | I <sub>S/SI</sub>     | $V_{S/S} = 5V$                               |                      |         | 200                   | μA                |
| Leak current                        | I <sub>S/SL</sub>     | $V_{S/S} = 0V$                               | -30                  |         |                       | μA                |
| [Control]                           |                       |  |                      |         |                       |                   |
| V <sub>CIN</sub> pin input current  | I <sub>VC</sub>       | $V_{CIN} = V_{CREF} = 1.65V$                 |                      |         | 1                     | μA                |
| V <sub>CREF</sub> pin input current | IVCREF                | $V_{CIN} = V_{CREF} = 1.65V$                 |                      |         | 1                     | μA                |
| Voltage gain                        | GV <sub>CO</sub>      | $\Delta V_{RF} / \Delta V_{C}$ , Note 1      |                      | 0.25    |                       | times             |
| Startup voltage                     | V <sub>CTH</sub>      | V <sub>CREF</sub> = 1.65V, Note 1            | 1.55                 |         | 1.85                  | V                 |
| Startup voltage width               | $\Delta V_{CTH}$      | V <sub>CREF</sub> = 1.65V, Note 1            | 100                  |         | 200                   | mV                |
| [Gain switching amplifier]          | •                     |  |                      |         |                       |                   |
| Input offset voltage                | V <sub>GCOFFSET</sub> | Design target value                          | -8                   |         | +8                    | mV                |
| OPEN LOOP voltage gain              | G <sub>VGC</sub>      | f = 10 kHz, Design target value              |                      | 43      |                       | dB                |
| Same-phase input voltage range      | V <sub>GCOM</sub>     |  | 0                    |         | 3.5                   | V                 |
| [Hall power supply]                 | •                     | •  |                      |         |                       |                   |
| Hall power supply voltage           | V <sub>H</sub>        | I <sub>H</sub> = 5 mA                        |                      | 0.8     |                       | V                 |
| Allowable current                   | Ч <sub>Н</sub>        |  | 20                   |         |                       | mA                |
| [Thermal shutdown]                  |                       |  | Į                    |         |                       |                   |
| Operating temperature               | T <sub>TSD</sub>      | Design target value                          | 150                  | 180     | 210                   | °C                |
| Hysterisis                          | ΔT <sub>TSD</sub>     | Design target value                          |                      | 15      |                       | °C                |
| [Short braking]                     |                       |  |                      |         |                       |                   |
| Brake pin at High level             | V <sub>BRH</sub>      |  | 4                    |         | 5                     | V                 |
| Brake pin at Low level              | V <sub>BRL</sub>      |  | 0                    |         | 1                     | V                 |
| [1 Hall FG/3 Hall FG switching]     |                       |  |                      |         |                       |                   |
| FG <sub>SEL</sub> pin at High level | V <sub>FSH</sub>      |  | 4                    |         | 5                     |                   |
| FG <sub>SEL</sub> pin at Low level  | V <sub>FSL</sub>      |  | 0                    |         | 1                     |                   |
| [Gain switching analog switch]      |                       | 1  |                      |         |                       | <u> </u>          |
| Analog switch at High level         | R <sub>INH</sub>      |  | V <sub>CC</sub> -0.5 |         | V <sub>CC</sub> 1     |                   |
|                                     |                       |  | 0                    |         | 0.2                   | L                 |
| Analog switch at Low level Note:    | R <sub>INL</sub>      |  | 0                    |         | 0.2                   |                   |

Note:

• During S/S OFF (standby), the Hall comparator is at High.

• Gain switching amplifier operated at a factor of 1.

• Design target values are not measured.

#### **Truth Table**

|   |                    | Hall input |          |   | Control          |
|---|--------------------|------------|----------|---|------------------|
|   | Source -> Sink     | U          | V        | W | V <sub>CIN</sub> |
| 1 | Phase W -> Phase V | н          | н        | - | Н                |
| 1 | Phase V -> Phase W |            |          | - | L                |
| 2 | Phase W -> Phase U | н          | 1        | 1 | Н                |
| 2 | Phase U -> Phase W |            |          | L | L                |
| 3 | Phase V -> Phase W | 1          |          | н | Н                |
| 5 | Phase W -> Phase V | -          | <b>L</b> |   | L                |
| 4 | Phase U -> Phase V |            | Н        | 1 | Н                |
| - | Phase V -> Phase U | L          |          | Ŀ | L                |
| 5 | Phase V -> Phase U | н          | н с н    |   | Н                |
| Ĵ | Phase U -> Phase V |            | L        | Н | L                |
| 6 | Phase U -> Phase W | 1          | н        | н | Н                |
| 5 | Phase W -> Phase U |            |          |   | L                |


Input:

H: Input 1 is higher in potential than input 2 by at least 0.2V.

L: Input 1 is lower in potential than input 2 by at least 0.2V.


#### **Brake Mode Switching Truth Table**

| BRAKE pin | V <sub>CIN</sub> > V <sub>CREF</sub> | V <sub>CIN</sub> < V <sub>CREF</sub> |
|-----------|--------------------------------------|--------------------------------------|
| L, OPEN   | Foward                               | Reverse brake                        |
| Н         | Foward                               | Short brake                          |




### **Pin Assignment**

#### **Block Diagram**



#### **Sample Application Circuit**



## **Pin Descriptions**

| Pin number | Pin name                               | Pin voltage                     | Equivalent circuit   | Pin function  |
|------------|--|---------------------------------|--|---|
| 19         | V <sub>CC</sub> 2                      | 4V to 13.6V                     |  | Source side predrive voltage and<br>constant current control amplifier<br>voltage supply pin  |
| 17         | V <sub>CC</sub> 1                      | 4V to 6V                        |  | Power supply pin for all circuits<br>except output transistors, source<br>predriver, and low current control<br>amplifier   |
| 9          | RS                                     |                                 | 100μA ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓  | Reverse detector pin<br>Forward rotation: High<br>Reverse rotation: Low   |
| 8          | FG                                     |                                 | A11196   | 1 Hall or 3 Hall element waveform<br>Schmitt comparator combined<br>output  |
| 15<br>16   | U <sub>IN</sub> 1<br>U <sub>IN</sub> 2 |                                 | U<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1   | U phase Hall element input and<br>reverse detector U phase Schmitt<br>comparator input pin<br>Logic High indicates $U_{IN}1 > U_{IN}2$ .                              |
| 13<br>14   | V <sub>IN</sub> 1<br>V <sub>IN</sub> 2 | 1.2V to<br>V <sub>CC</sub> 1–1V | $\begin{array}{c} 11 \\ 13 \\ 15 \\ 25 \mu A \end{array}$  | V phase Hall element input and<br>reverse detector V phase Schmitt<br>comparator input pin<br>Logic High indicates $V_{IN}1 > V_{IN}2$ .                              |
| 11<br>12   | W <sub>IN</sub> 1<br>W <sub>IN</sub> 2 |                                 | 7 <del>77</del> 7 <del>77</del> 777<br>A11197  | W phase Hall element input and<br>reverse detector W phase Schmitt<br>comparator input pin<br>Logic High indicates W <sub>IN</sub> 1 > W <sub>IN</sub> 2.             |
| 10         | V <sub>H</sub>                         |                                 | V <sub>CC</sub> 1<br>75μA<br>30 kΩ<br>2 kΩ<br>2 kΩ<br>411198   | Hall element lower side bias voltage supply pin   |
| 6          | S/S                                    | 0V to W <sub>CC</sub> 1         | 6  | When this pin is at 0.7V or lower, or<br>when it is open, all circuits are<br>inactive. When driving motor, set<br>this pin to 2V or higher.                          |
| 5          | SIG GND                                |                                 |  | GND pin for all circuits except output  |
| 24         | FC                                     |                                 | V <sub>CC</sub> 1<br>V <sub>C</sub> 2<br>V <sub>C</sub> 1<br>V <sub>C</sub> 2<br>V <sub>C</sub> 1<br>V <sub>C</sub> 1 | Control loop frequency compensa-<br>tor pin. Connecting a capacitor<br>between this pin and GND prevents<br>closed loop oscillation in current<br>limiting circuitry. |

Continued on next page

#### Continued from preceding page

| Pin number | Pin name          | Pin voltage | Equivalent circuit  | Pin function  |
|------------|-------------------|-------------|---|---|
| 23         | V <sub>CREF</sub> | 0V to 3.5V  | 15µА<br>25µА<br>25µА<br>25µА<br>15µА<br>15µА<br>15µА<br>15µА<br>15µА<br>15µА<br>15µА<br>2000<br>23)<br>11201<br>11201 | Control reference voltage supply<br>pin. Determines control start<br>voltage.   |
| 1          | V <sub>CIN</sub>  | 0V to 3.5V  | Ф 6µА<br>6µА<br>6µА<br>6µА<br>6µА<br>6µА<br>6µА<br>2000<br>230<br>411202  | Speed control voltage supply pin<br>V type control technique<br>$V_C > V_{CREF}$ : Forward<br>$V_C < V_{CREF}$ : Slowdown<br>(Reverse-blocking circuit<br>prevents reverse rotation.)   |
| 22         | W <sub>OUT</sub>  |             |   | W phase output  |
|            | PWR GND           |             |   | Output transistor GND   |
| 21         | V <sub>OUT</sub>  |             | VCC2  | V phase output  |
| 20         | U <sub>OUT</sub>  |             |   | U phase output  |
| 18         | RF                |             | 3.90<br>  | Upper side output PNP transistor<br>collector pin (common for all 3<br>phases). For current detection,<br>connect resistor between $V_{CC}3$<br>pin and RF pin. Constant current<br>control and current limiter works<br>by detecting this voltage. |
| 25         | FG <sub>SEL</sub> |             | Vcc1<br>75 kΩ<br>50 kΩ<br>411204  | 1 Hall FG/3 Hall FG output,<br>switching pin:<br>High –> 3 Hall FG<br>Low/Open –> 1 Hall FG   |
| 7          | BRAKE             |             | 100μA ↓ VCC1<br>75 kΩ 3<br>50 kΩ 4<br>A11205  | Brake mode switching pin<br>BRAKE:<br>High -> Short brake<br>Low/Open -> Reverse brake<br>Brake mode changes when<br>V <sub>CIN</sub> > V <sub>CREF</sub> .   |

Continued on next page

#### Continued from preceding page

| Pin number | Pin name           | Pin voltage  | Equivalent circuit    | Pin function  |
|------------|--------------------|--|-----------------------|---|
| 2          | R <sub>IN</sub> 1  |  |                       | Gain switching selector pin<br>When set to High ( $V_{CC}$ 1), resistor<br>connected between $R_{OUT}$ 1 and $V_{CIN}$<br>is selected as negative feedback<br>resistor. |
| 3          | R <sub>IN</sub> 2  | 0 to V <sub>CC</sub> 1<br>Low: 0V<br>High: V <sub>CC</sub> 1 |                       | Gain switching selector pin<br>When set to High ( $V_{CC}$ 1), resistor<br>connected between $R_{OUT}$ 2 and $V_{CIN}$<br>is selected as negative feedback<br>resistor. |
| 4          | R <sub>IN</sub> 3  |  | 777 777 777<br>A11206 | Gain switching selector pin<br>When set to High ( $V_{CC}$ 1), resistor<br>connected between $R_{OUT}$ 3 and $V_{CIN}$<br>is selected as negative feedback<br>resistor. |
| 26         | R <sub>OUT</sub> 1 |  |                       | Negative feedback resistor  |
| 27         | R <sub>OUT</sub> 2 |  |                       | connector pins<br>Connect negative feedback resistors   |
| 28         | R <sub>OUT</sub> 3 |  |                       | between these pins and $V_{CIN}$  |

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data,services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 1999. Specifications and information herein are subject to change without notice.