



LC374100SM, ST

4 MEG (524288 words × 8 bits) Mask ROM Internal Clocked Silicon Gate

Preliminary

Overview

The LC374100SM and LC374100ST are 524,288-word × 8-bit organization (4,194,304-bit) mask programmable read only memories. They feature a wide operating voltage range (2.6 to 5.5 V), a 100-ns access time (t_{CA}) at $V_{CC} = 4.5$ to 5.5 V, and a 200-ns access time at $V_{CC} = 2.6$ to 3.3 V.


Features

- 524288 words × 8 bits organization
- Power supply voltage range: 2.6 to 5.5 V
- Fast access time (t_{AA}): 120 ns (max.) $V_{CC} = 4.5$ to 5.5 V
(t_{CA}): 100 ns (max.) $V_{CC} = 4.5$ to 5.5 V
200 ns (max.) $V_{CC} = 2.6$ to 5.5 V
- Operating current: 55 mA (max.)
- Standby current: 30 μ A (max.)
- Full static operation (internal clocked type)
- 3 state outputs
- JEDEC standard pin configuration
- Package type
LC374100SM: SOP32 (525 mil)
LC374100ST: TSOP32 (8 mm × 20 mm)

Package Dimensions


unit: mm

3205-SOP32




unit: mm

3224-TSOP32



LC374100SM, ST


Pin Assignments



A06744


Pin Functions

A0 to A16	Address input
D0 to D7	Data output
\overline{CE}	Chip enable input
\overline{OE}	Output enable input
VCC	Power supply
VSS	Ground



A06745

Block Diagram



A06746

Truth Table

\overline{CE}	\overline{OE}	Output	Current drain
H	X	High-impedance	Standby mode
L	H	High-impedance	Operating mode
L	L	DOUT	Operating mode

X: H or L level should be offered.

Specifications

Absolute Maximum Ratings

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V_{CC}	*1	-0.3 to +7.0	V
Supply input voltage	V_{IN}	*1, 2	-0.3*2 to $V_{CC} + 0.3$	V
Supply output voltage	V_{OUT}	*1	-0.3 to $V_{CC} + 0.3$	V
Allowable power dissipation	$P_{d\ max}$	*1 $T_a = 25^\circ\text{C}$; Reference values for the SANYO DIP package	1.0	W
Operating temperature	T_{opr}	*1	0 to +70	$^\circ\text{C}$
Storage temperature	T_{stg}	*1	-55 to +125	$^\circ\text{C}$

Note: 1. Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted to Recommended Operating Conditions.

2. $V_{IN}(\text{min}) = -3.0\text{ V}$ (pulse width $\leq 30\text{ ns}$)

Input/Output Capacitance* at $T_a = 25^\circ\text{C}$, $f = 1.0\text{ MHz}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Input capacitance	C_{IN}	$V_{IN} = 0\text{ V}$; Reference values for the SANYO DIP package			8	pF
Output capacitance	C_{OUT}	$V_{OUT} = 0\text{ V}$; Reference values for the SANYO DIP package			10	pF

Note: * This parameter is periodically sampled and not 100% tested.

3 V Operation

DC Recommended Operating Ranges at $T_a = -10\text{ to }+70^\circ\text{C}$, $V_{CC} = 2.6\text{ to }5.5\text{ V}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Supply voltage	V_{CC}		2.6	5.0	5.5	V
Input high level voltage	V_{IH}		2.2		$V_{CC} + 0.3$	V
Input low level voltage	V_{IL}		-0.3		+0.6	V

DC Electrical Characteristics at $T_a = -10\text{ to }+70^\circ\text{C}$, $V_{CC} = 2.6\text{ to }5.5\text{ V}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Operating supply current	I_{CCA1}	$\overline{CE} = 0.2\text{ V}$, $V_I = V_{CC} - 0.2\text{ V}/0.2\text{ V}$			30	mA
	I_{CCA2}	$\overline{CE} = V_{IL}$, $I_O = 0\text{ mA}$, $V_I = V_{IH}/V_{IL}$, $f = 10\text{ MHz}$			55	mA
Standby supply current	I_{CCS1}	$\overline{CE} = V_{CC} - 0.2\text{ V}$			30 (1.0)	μA
	I_{CCS2}	$\overline{CE} = V_{IH}$			1.0 (300)	mA(μA)
Input leakage current	I_{LI}	$V_{IN} = 0\text{ to }V_{CC}$			± 1.0	μA
Output leakage current	I_{LO}	\overline{CE} or $\overline{OE} = V_{IH}$, $V_{OUT} = 0\text{ to }V_{CC}$			± 1.0	μA
Output high level voltage	V_{OH}	$I_{OH} = -0.5\text{ mA}$	0.8 V_{CC}			V
Output low level voltage	V_{OL}	$I_{OL} = 0.5\text{ mA}$			0.2	V

Note: * Guaranteed at $T_a = 25^\circ\text{C}$

AC Characteristics at $T_a = -10\text{ to }+70^\circ\text{C}$, $V_{CC} = 2.6\text{ to }5.5\text{ V}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Cycle time	t_{CYC}		200 (120*2)			ns
Address access time	t_{AA}				200 (120*2)	ns
\overline{CE} access time	t_{CA}				200 (100*2)	ns
\overline{OE} access time	t_{OA}				80 (40*2)	ns
Output hold time	t_{OH}		20			ns
Output disable time*1	t_{OD}^{*1}				100	ns


Note: 1. t_{OD} is measured from the earlier edge of the \overline{CE} or \overline{OE} 's going high impedance.

This parameter is periodically sampled and not 100% tested.

2. Guaranteed at $V_{CC} = 4.5\text{ to }5.5\text{ V}$

AC Test Conditions

Input pulse levels	0.4 to 2.8 V
Input rise/fall time	5 ns
Input timing level	1.5 V
Output timing level	1.5 V
Output load	See Figure 1




* Including scope and jig

A06747

Figure 1 Output Load

Timing Chart



A06748

System Design Notes

These ICs adopt the ATD technique, in which operation starts when a change in either the \overline{CE} or address inputs is detected. This means that the output data immediately after power is applied is invalid. When using these ICs as program memory for Z80 and similar microprocessors, applications must take into account the fact that valid data will not be output after power is first applied unless the value of either the \overline{CE} or at least one of the address lines is changed after the power supply has stabilized.

Another point due to the use of the ATD technique is that these ICs are sensitive to input noise. Do not apply voltages outside the allowable DC input levels for extended periods and do not apply input voltages with large noise components.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of May, 1998. Specifications and information herein are subject to change without notice.