



UnderDevelopment

LC587408A / LC587406A / LC587404A

CMOS LSI

LCD Driver ROM 8K/6K/4K × 16-bit

RAM 512 × 4-bit LCD Driver ROM 8K/6K/4K × 16-bit

4-bit single chip microcontroller

Overview

The LC587408A/06A/04A microcontrollers have a CPU (enables functions with the low-voltage) as a core and is the CMOS 4-bit microcontrollers with 8K/6K/4K x 16-bit ROM, 512 x 4-bit RAM, stack-only RAM(8 levels), 8-bit AD x 4 ch, 8-bit timer x 2 channels (one used as an event counter), 8-bit synchronous serial interface, the alarm signal generation circuit, remote control carrier generation circuit, LCD controller and driver, and powerful stand-by function (power-saving function) all mounted as one chip.

Usage

- Functions for handy materials with LCD function (suitable for applications of low-power battery consumption)
- Portable CD, timer, health control and management machine control and LCD display
- Remote controllers for the CD, VTR, tuners.

Features

1. ROM

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co.,Ltd. Semiconductor Company
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

- LC587408A (8192 x 16-bit)
- LC587406A (6144 x 16-bit)
- LC587404A (4096 x 16-bit)

2. RAM

- LC587408A (512 x 4-bit)
- LC587406A (512 x 4-bit)
- LC587404A (512 x 4-bit)

3. Instruction Cycle Time

Instructions (excluding TABLE-Reference instruction) executes their transactions with one cycle.

Cycle Time	Power Voltage	System Clock Oscillation	Oscillation Frequency
1 μ s	4.5-5.5V	CF (Ceramic) Oscillation	4MHz
4 μ s	2.5-5.5V	CF (Ceramic) Oscillation	1MHz
10 μ s	2.5-5.5V	CF (Ceramic) Oscillation	400kHz
122 μ s	2.0-5.5V	X'tal (christal) Oscillation	32.768kHz

4. Ports

INPUT-Only Pin

- Port S (4 pins)
- INT pin (1 pin)

IN/OUT pin

- Port K (4 pins) Output type is fixed at CMOS
- Port M (4 pins) Output type can be programmed at CMOS or Pch with every port.
(M4 pin is set as the signal input pin when Timer 2 is in the event counter mode)
- Port SO (4 pins) Output type can be programmed at CMOS or Nch with every port.
(Pins for SO1, SO2, SO3 are shared with the serial interface.2-pin serial possible)
- Port P (4 pins) Output type can be programmed at CMOS or Pch with every port.

OUTPUT-Only Pin

- Port N (4 pins) N3 pin is shared with the remote control carrier outputs.
N4 is shared with the alarm output too.

LCD Driver pin

- Common pin (4 pins)
- Segment Pin (23 pins)

Every segment pin has the segment memory used only to store the output data.The output format can be changed from the LCD driver output format to the general output formats (CMOS, Pch, Nch) by program.

5. Various LCD driving types

LCD Drivie Type	Number of segment drivable	Required common pins
1/3 bias, 1/4 duty	92 Segments	COM1 - COM4
1/3 bias, 1/3 duty	69 Segments	COM1 - COM3
1/2 bias, 1/4 duty	92 Segments	COM1 - COM4
1/2 bias, 1/3 duty	69 Segments	COM1 - COM3
DUPLEX	46 Segments	COM1 , COM2
STATIC	23 Segments	COM1

6. Timers

Timer 1

- 6-bit prescaler + 8-bit programmable reload timer (prescaler shared with Timer 1, Timer2, serial interface)
- Can be programmed to generate the remote controller carrier signal

Timer 2

- 6-bit prescaler + 8-bit programmable timer (prescaler shared with Timer 1, Timer2, serial interface)
- Used as an event counter

Base Timer (when 32.768kHz X'tal Oscillation is selected)

- Flexible for the application as two types can be chosen from the 4 types of the basic signal (125ms/500ms or 250ms/1000ms) wih the combination of the program.

7. Stand-by Functions

HALT mode

- This halts an instruction.The oscillation circuit, timer, LCD controller and driver, serial interface continue their operations.This also deletes unneccesary loops. The low-power consumption is achieved with utilizing this HALT mode.
- Release conditions for this mode can be set by program.The followings are the functions that can be used for releasing this HALT mode.
 - a) INT pin signal change (1 source)
 - b) Timer 1 (1 source)
 - c) Timer 2 (1 source)
 - d) Base Timer (1 source)
 - e) Serial interface or SO4 pin signal change (either one)
 - f) Singal changes at Port S and K which are defined with SSW instruction (8 sources)

HOLD mode

- Stand-by mode where oscillation circuit stops completely.
- Release conditions for this mode can be set by program.The followings are the functions that can be used
 - a) INT pin signal change (1 source)
 - b) Timer 2 event counter mode (1 source)
 - c) Serial inteface or SO4 pin sinnal change (either one)
 - d) Singal changes at Port S and K which are defined with SSW instruction (8 sources)
 - e) Reset signal

8. Interrupt Functions (5 sources with 4 vector addresses)

- a) INT pin signal change (1 source)
- b) Timer 1 (1 source)
- c) Timer 2 (1 source)
- d) Serial interface or SO4 pin signal change (either one)

9. Watchdog Timer

16-bit counter type. This can be reset at two different points so that it can be flexible for the application use.

Watchdog timer operation time example

For the X'tal oscillation (32.768kHz, 1 or 2 oscillations) : 2000ms (Max)

For the CF oscillation (1MHz, 1 oscillation) : 65.536ms (Max)

10. Sub-routine Stack

This has 8-level RAM for the use of stack. Therefore, the data RAM is not wasted when escaping to the program counter.

11. Number of instructions

Useful instructions for the accumulator manipulation, transfer between the register memory, arithmetic calculation, flag manipulation, IN/OUT port manipulation, conditional branch instructions etc are available.

12. Oscillation Circuits (3 types)

- a) 1 oscillation One from the CF oscillation, RC oscillation or X'tal oscillation
- b) 2 oscillations CF oscillation + X'tal oscillation or RC oscillation +X'tal oscillation

CF (Ceramic) Oscillation Circuit

- System Clock for the FAST mode
- 400 kHz - 4MHz

RC (Resistance, capacitor) Oscillation Circuit

- System clock for FAST mode
- 400kHz - 800kHz
- 2-pin oscillation


X'tal (Cristal) Oscillation Circuit

- System clock for SLOW mode
- 32.768kHz, 38.8993kHz, 65.536kHz

13. Shipment


- QIP64E (Flat-package)
- Chip

14. Pin assignment




- Pin No.35 (TST) must be connected to VSS.
- For the soldered chip, contact to your nearest SANYO sales department.

15. External form (refer to the delivery specification form for details)



System Clock Diagram



Overview of the Mask Option

The user can select mask option as it is available for adjusting the hardware functions of the microcontroller to the application type.

Options for the Oscillation Circuit

- OSC1 SELECT Selects OSC1 oscillation type that corresponds to the application.
1:EXT 2:RC 3:CF 4:NONUSED
- OSC1 PRE-DIV Selects OSC1 system clock type.
1:OSC1/1 2:OSC1/2
- OSC1 WAIT TIME SELECT Selects OSC1 reset release time.
1:1/4K 2:1/8K 3:1/16K 4:1/42K 5:1/65K
- OSC2 SELECT Selects OSC2 oscillation type that corresponds to the application.
1:32KNz 2:65KHz 3:NONUSED
- OSC2 CdRd SELECT Selects OSC2 oscillation type.
1:USE 2:NONUSE

Other Options

- RESISTOR SOURCE LEVEL Selects pull-up/pull-down type
1:PULL DOWN 2:PULL UP
- RES PORT RESISTOR SELECT Selects RESET pin type.
1:OPEN 2:PULL DOWN 3:PULL UP
- RES PORT LEVEL Selects the supply level of RESET operation.
1:L-LEVEL 2:H-LEVEL
- N PORT INITIAL LEVEL Selects the initialized state of N port.
1:L-LEVEL 2:H-LEVEL
- OUTPUT N1 PORT Selects N1 port as the output format.
1:N-CH 2:C-MOS
- OUTPUT N2 PORT Selects N2 port as the output format.
1:N-CH 2:C-MOS
- OUTPUT N3 PORT Selects N3 port as the output format.
1:N-CH 2:C-MOS
- OUTPUT N4 PORT Selects N4 port as the output format.
1:N-CH 2:C-MOS

Pin Functions

Pin Name	I/O	Function	State when reset																									
VSS		(-) pin of power-on																										
VDD		(+) pin of power-on																										
VDD1 VDD2		<ul style="list-style-type: none"> LCD Drive Power Pin External transactions differ according to LCD Drive bias type <table border="1"> <thead> <tr> <th colspan="5">LCD Drive Bias</th> </tr> <tr> <th>VDD</th><th>UNUSE</th><th>1/1</th><th>1/2</th><th>1/3</th> </tr> </thead> <tbody> <tr> <td>VDD1</td><td></td><td></td><td></td><td></td></tr> <tr> <td>VDD2</td><td></td><td></td><td></td><td></td></tr> <tr> <td>VSS</td><td></td><td></td><td></td><td></td></tr> </tbody> </table> <p>C1,C2,C3=0.1μ F (typ)</p>	LCD Drive Bias					VDD	UNUSE	1/1	1/2	1/3	VDD1					VDD2					VSS					
LCD Drive Bias																												
VDD	UNUSE	1/1	1/2	1/3																								
VDD1																												
VDD2																												
VSS																												
CUP1 CUP2		<ul style="list-style-type: none"> LCD Drive Pin External transactions differ according to every LCD Drive bias type <table border="1"> <thead> <tr> <th colspan="5">LCD Drive Bias</th> </tr> <tr> <th></th><th>UNUSE</th><th>1/1</th><th>1/2</th><th>1/3</th> </tr> </thead> <tbody> <tr> <td>VDD1 VDD2</td><td></td><td></td><td></td><td></td></tr> </tbody> </table> <p>C1,C2 =0.1μ F (typ)</p>	LCD Drive Bias						UNUSE	1/1	1/2	1/3	VDD1 VDD2															
LCD Drive Bias																												
	UNUSE	1/1	1/2	1/3																								
VDD1 VDD2																												
CFIN CFOUT	IN OUT	<ul style="list-style-type: none"> OSC1 (FAST Mode) Oscillation Pin CF type : 400kHz - 4MHz RC type : 400kHz - 800kHz EXT type:200kHz - 4MHz 																										
XTIN XTOUT	IN OUT	<ul style="list-style-type: none"> OSC1 (SLOW Mode) Oscillation Pin X'tal : 32kHz, 38kHz, 65kHz 																										
INT	IN	<ul style="list-style-type: none"> 1 bit input pin External interrupt input pin Program determines the input type and the interrupt level (Pull-up, pull-down, open) (Rising edge, falling edge) “Level-hold function” that prevent floating is available 	<ul style="list-style-type: none"> Interrupt acceptance disabled 																									
S1 S2 S3 S4	IN	<ul style="list-style-type: none"> 4-bit input port Pull-up or pull-down (controlled by program for each port) is imbedded. Input signal change detect circuit by one bit unit. “Level-hold function” that prevent floating is available 	<ul style="list-style-type: none"> Pull-up or pull-down resistance : ON (OFF after reset release) 																									
K1 K2 K3 K4	IN/OUT	<ul style="list-style-type: none"> 4-bit input port Pull-up or pull-down (controlled by program for each port) is imbedded. Input signal change detect circuit by port. Output format : CMOS “Level-hold function” that prevent floating is available 	<ul style="list-style-type: none"> Input mode Pull-up or pull-down resistance : ON (OFF after reset release) Output Latch data :HIGH 																									

Pin Name	I/O	Function	State when reset
SO1 SO2 SO3 SO4	IN/OUT IN/OUT IN/OUT IN/OUT	<ul style="list-style-type: none"> • 4-bit input port (shared with serial interface) SO1:Serial input pin SO2:Serial output pin SO3:Serial clock pin • parallel serial transfer possible • SO4 pin is in HALT mode when the serial function is not used and can be applied as a release source or an interrupt source. • Pull-up or pull-down (controlled by program for each port) is imbedded. • Output format can be controlled for each port by program (CMOS/Nch) • “Level-hold function” that prevent floating is available 	<ul style="list-style-type: none"> • Input mode • Pull-up or pull-down resistance : ON (OFF after reset release) • 4-bit parallel mode • Output Latch data :HIGH
M1 M2 M3 M4	IN/OUT IN/OUT IN/OUT IN/OUT	<ul style="list-style-type: none"> • 4-bit input/output port • Pull-up or pull-down (controlled by program for each port) is imbedded. • Output format can be controlled for each port by program (CMOS/Pch) • M4 pin changes to be as a clock input pin when operating Timer 2 as an event counter mode. • “Level-hold function” that prevent floating is available 	<ul style="list-style-type: none"> • Input mode • Pull-up or pull-down resistance : ON (OFF after reset release) • Output Latch data :HIGH
P1 P2 P3 P4	IN/OUT IN/OUT IN/OUT IN/OUT	<ul style="list-style-type: none"> • 4-bit input/output port • Pull-up or pull-down (controlled by program for each port) is imbedded. • Output format can be controlled for each port by program (CMOS/Pch) • “Level-hold function” that prevent floating is available 	<ul style="list-style-type: none"> • Input mode • Pull-up or pull-down resistance : ON (OFF after reset release) • Output Latch data :HIGH
N1 N2 N3 N4	OUT OUT OUT OUT	<ul style="list-style-type: none"> • 4-bit output port • Output format can be controlled for each port by program (CMOS/Nch) • Mid-withstand pressure when in Nch open drain format • N3 pin is an output pin for remote control carrier signal. • N4 pin is an output pin for alarm pulse signal. 	•Output level is determined with an option.
SEG01 to SEG23	OUT OUT	<ul style="list-style-type: none"> • LCD pannel segment drive pin • Can be applied for 6 types of drive formats. • Used as a general output pin (CMOS, Pch, Nch) by program • Can be combined with LCD drive pin and general purpose output pin 	
COM1 COM2 COM3 COM4	OUT OUT OUT OUT	<ul style="list-style-type: none"> • LCD pannel common electrode drive pin • Uses from COM1 to COM4 according to LCD drive duty type • LCD drive frequency (frame frequency) is determined by program. 	
RES	IN	<ul style="list-style-type: none"> • Input pin for the microcontroller reset Reset signal of over 200 µs must be supplied. • Input format and reset level are determined with an option. 	
TST	IN	<ul style="list-style-type: none"> • Test pin • Must be connected to the VSS pin level (“-” side of the power) 	

Absolute Maximum Rate / VSS = 0V, Ta = 25 °C

Item	Sign	Condition / Pin	Min.	Typ	Max.	Unit
Max.Power Voltage	VDD VDD1 VDD2		-0.3 -0.3 -0.3	-	+7.0 VDD VDD	V V V
Max.Input Voltage	VI(1)	Admitted at specified circuit XTIN,CFIN			Addmitted up to the generated voltage	
	VI(2)	S1-4,K1-4,P1-4,SO1-4,RES,INT,TST (K,P,M,SO ports are in input mode)	-0.3		VDD +0.3	V
Max.Output Voltage	VO(1)	Admitted at specified circuit XTOUT,CFOUT			Addmitted up to the generated voltage	
	VO(2)	K1-4,P1-4,SO1-4,N1-4,CUP1,CUP2,SEG1-23,COM1-4 (K,P,M,SO ports are in output mode)	-0.3		VDD +0.3	V
	VO(3)	Open drain type N1 - 4 (Nch)	-0.3		+16	V
Output Pin Current	IO(1) IO(2)	N1 - 4 for each pin	0 -10		+10 0	mA mA
	IO(3) IO(4)	K1-4, P1-4, M1-4, SO-4 for each pin	0 -5		+5 0	mA mA
	Σ IO(1) Σ IO(2)	Total current at pins (K1-4,P1-4,M1-4,SO1-4,N1-4,SEG1-23)	-40		40	mA mA
Admitted power consumption	PD(max)	QIP - 64E Flat Package			300	mW
Operation peripheral temparature	Topg		-30		+70	°C
Saving peripheral temparature	Tstg		-55		+125	°C

Admissible Operation Range / VSS = OV, Ta = -30 to + 70°C

Item	Sign	Condition / Pin	Min.	Typ.	Max.	Unit
Power Voltage	VDD	LCD with no spec:VDD1=VDD2=VDD STATIC spec: VDD1=VDD2=VDD 1/2Bias spec:VDD1=VDD2=1/2VDD 1/3Bias spec:VDD1=2×1/3VDD VDD2=1/3VDD	2.0 2.0 2.8 2.8		5.5 5.5 5.5 5.5	V V V V
Hold Power Voltage	VHD	RAM. Register hold voltage (*1)	2.0		VDD	V
Input "H" Voltage	VIH1	S1-4, K1-4,P1-4, M1-4, SO1-4 INT(K,P,M,SO ports are in input mode)	0.7 VDD		VDD	V
	VIH2	RES pin	0.75VDD		VDD	V
	VIH3	CFIN pin	0.75VDD		VDD	V
Input "L" Voltage	VIL1	S1-4, K1-4,P1-4,M1-4,SO1-4 INT(K,P,M,SO ports are in input mode)	0		0.3VDD	V
	VIL2	RES pin	0		0.25VDD	V
	VIL3	CFIN pin	0		0.25VDD	V
Frequency no.1	fopg1	VDD=2.0V-5.5V , 32KHz XTIN/XTOUT,X'tal oscillation	32		33	kHz
Frequency no.2	fopg2	VDD=2.2V-5.5V, 38KHz XTIN/XTOUT,X'tal oscillation	37		39	kHz
Frequency no.3	fopg3	VDD=2.2V-5.5V , 65KHz XTIN/XTOUT,X'tal oscillation	60		70	kHz
Frequency no.4	fopg4	VDD=2.5V-5.5V ,CFIN/CFOUT,CF spec	390		1200	kHz
Frequency no.5	fopg5	VDD=2.8V-5.5V CFIN/CFOUT CF spec	390		4200	kHz
Frequency no.6	fopg6	VDD=4.5V-5.5V CFIN/CFOUT CF spec	390		6000	kHz
Frequency no.7	fopg7	VDD=4.5V-5.5V CFIN/CFOUT RC spec	400		800	kHz
Frequency no.8	fopg8	VDD=3.0V-5.5V CFIN/CFOUT EXT spec	190		4000	kHz
Frequency no.9	fopg9	VDD=3.0V-5.5V SO1/SO3 pin (with serial) Input signal/Rising and falling edge of the clock waveform ≤ 10 μs	DC		200	kHz

(*1) When all the internal circuits stop with the total stop of the CF/RC oscillation and X'tal oscillation.

Electrical Features / VDD=2.5-3.2V, VSS=OV, Ta=-30 to +70°C

Item	Sign	Condition / Pin	Min.	Typ.	Max.	Unit
Input Resistance	RIN1A	VIN=0.2VDD, "L"Level Hold Tr (*1)	60	300	1200	kΩ
	RIN1B	VIN=VDD, Pull-down resistance (*1)	30	150	500	kΩ
	RIN1C	VIN=0.8VDD, "H" Level hold Tr (*1)	60	300	1200	kΩ
	RIN1D	VIN=VSS, Pull-up resistance (*1)	30	150	500	kΩ
	RIN2A	VIN=0.2VDD, INT "L" Level hold Tr	60	300	1200	kΩ
	RIN2B	VIN=VDD, INT pull-down resistance	300	1500	5000	kΩ
	RIN2C	VIN=0.8VDD, INT "H" Level hold Tr	60	300	1200	kΩ
	RIN2D	VIN=VSS, INT pull-up resistance	300	1500	5000	kΩ
	RIN3	VIN=VDD, RES pull-down resistance	20	50	300	kΩ
	RIN4	VIN=VSS,RES pull-up resistance	20	50	300	kΩ
	RIN5	VIN=VDD, TST pin pull-down resistance	20	50	300	kΩ
Output "H" Voltage Output "L" Voltage	VOH(1)	IOH=-500μA N1-4	VDD-0.5			V
	VOL(1)	IOL=1.0mA			0.5	V
	VOH(2)	IOH=-400μA K1-4,P1-4,M1-4,SO1-4	VDD-0.5			V
	VOL(2)	IOL= 400μA(K,P,M,SO ports are in output mode)			0.5	V
Output OFF LEAK Current	IOFF	VOH=10.5V N1-4 (Open spec)			1.0	μA
Segment Port Output impedance • with CMOS output port						
Output "H" Voltage Output "L" Voltage	VOH(3)	IOH= -100μA	VDD-0.5			V
	VOL(3)	IOH= 100μA,			0.5	V
Segment Port Output impedance • with Pch open drain output port						
Output "H" Voltage Output Offleak voltage	VOH(3)	IOH= -100μA	VDD-0.5			V
	IOFF	VOL=VSS			1.0	μA
Segment Port Output impedance • with Nch open drain output port						
Output "L" Voltage Output Offleak voltage	VOL(3)	IOH= 100μA			0.5	V
	IOFF	VOH=VDD			1.0	μA
Segment Port Output impedance • Static						
Output "H" Voltage Output "L" Voltage	VOH(4)	IOH= -20μA, Seg 1-23	VDD-0.2			V
	VOL(4)	IOL= 20μA			0.2	V
Output "H" Voltage Output "L" Voltage	VOH(5)	IOH= -100μA, COM1	VDD-0.2			V
	VOL(5)	IOL= 100μA,			0.2	V

(*1) 20 pins of S1-4, K1-4, P1-4, M1-4, SO1-4.

Electrical Features / VDD=3-4.5V, VSS=OV, Ta=-30 to +70°C

Item	Sign	Condition / Pin	Min.	Typ.	Max.	Unit
Input Resistance	RIN1A	VIN=0.2VDD, "L" level hold Tr (*1)	35	200	800	kΩ
	RIN1B	VIN=VDD, pull-down resistance (*)	15	80	300	kΩ
	RIN1C	VIN=0.8VDD, "H" level hold Tr (*1)	35	200	800	kΩ
	RIN1D	VIN=VSS, pull-up resistance (*1)	15	80	300	kΩ
	RIN2A	VIN=0.2VDD, INT "L" level hold Tr	35	200	800	kΩ
	RIN2B	VIN=VDD, INT pull-down	150	800	3000	kΩ
	RIN2C	VIN=0.8VDD, INT "H" level hold Tr	35	200	800	kΩ
	RIN2C	VIN=VSS, INT pull-up resistance	150	800	3000	kΩ
	RIN3	VIN=VDD, RES pull-down resistance	20	50	300	kΩ
	RIN4	VIN=VSS, RES pull-up resistance	20	50	300	kΩ
	RIN5	VIN=VDD, TST pin pull-down resistance	20	50	300	kΩ
Output "H" voltage Output "L" voltage	VOH(1) VOL(1)	IOH=-1.0mA, N1-4 IOL=2.0mA	VDD-0.5		0.5	V V
	VOH(2) VOL(2)	IOH=-500μA K1-4,P1-4,M1-4,SO1-4 IOL= 500μA(K,P,M,SO ports are in output mode)	VDD-0.5		0.5	V V
Output OFF LEAK Current	IOFF	VOH=10.5V N1-4 (Open spec)			1.0	μA
Segment Port Output impedance • with CMOS output port						
Output "H" Voltage Output "L" Voltage	VOH(3) VOL(3)	IOH= -300μA IOL= 300μA,	VDD-0.5		0.5	V V
Segment Port Output impedance • with Pch open drain output port						
Output "H" Voltage Output Offleak voltage	VOH(3) IOFF	IOH= -300μA VOL=VSS	VDD-0.5		1.0	V μA
Segment Port Output impedance • with Nch open drain output port						
Output "L" Voltage Output Offleak voltage	VOL(3) IOFF	IOH= 300μA VOH=VDD			0.5 1.0	V μA
Segment Port Output impedance • Static						
Output "H" Voltage Output "L" Voltage	VOH(4) VOL(4)	IOH= -20μA, Seg 1-23 IOL= 20μA	VDD-0.2		0.2	V V
Output "H" Voltage Output "M" Voltage	VOH(5) VOM	IOH= -100μA, COM1-4 IOL= -100μA, IOL= 100μA,	VDD-0.2 VDD/2 -0.2		0.2	V V
Output "L" Voltage	VOL(5)	IOL= 100μA,			+0.2 0.2	V
Segment Port Output impedance • 1/2 bias						
Output "H" Voltage Output "L" Voltage	VOH(4) VOL(4)	IOH= -20μA, Seg 1-23 IOL= 20μA	VDD-0.2		0.2	V V
Output "H" Voltage Output "M" Voltage	VOH(5) VOM	IOH= -100μA, COM1-4 IOL= -100μA, IOL= 100μA,	VDD-0.2 VDD/2 -0.2		VDD/2	V V
Output "L" Voltage	VOL(5)	IOL= 100μA,			+0.2 0.2	V
Segment Port Output impedance • 1/3 bias						
Output "H" Voltage Output "M" Voltage	VOH(4) VOM1-1	IOH= -20μA, Seg 1-23 IOL= -20μA	VDD-0.2 -0.2		2VDD/3 +0.2	V V
	VOM1-2	IOL= 20μA	VDD/3 -0.2		VDD/3 +0.2	V
Output "L" Voltage	VOL(4)	IOL= 20μA	-0.2		0.2	V
Output "H" Voltage Output "M" Voltage	VOH(6) VOM2-1	IOH= -100μA, COM1-4 IOL= -100μA	VDD-0.2 -0.2		2VDD/3 +0.2	V V
	VOM2-2	IOL= 100μA,	VDD/3 -0.2		VDD/3 +0.2	V
Output "L" Voltage	VOL(6)	IOL= 100μA,	-0.2		0.2	V

(*1) 20 pins of S1-4, K1-4, P1-4, M1-4, SO1-4.

Electrical Features / VDD=3.0-4.5V, VSS=OV, Ta=-30 to +70°C

Item	Sign	Condition / Pin	Min.	Typ.	Max	Unit
Power Leak Current	ILEK(1)	VDD=3.0V,Ta=25°C		0.2	1.0	µA
Power Leak Current	ILEK(2)	VDD=3.0V,Ta=50°C		1.0	5.0	µA
Input Leak Current	IOFF	VDD=3.0V, S1-4,K1-4,P1-4,M1-4,SO1-4 VIN=VDD,(K,P,M,SO are in input mode) VIN=VSS, INT,RES (INT,RES are open spec)	-1.0		1.0	µA
Output Voltage 1	VDD1-(1)	VDD=3.0V,C1=C2=0.1µF VDD1=VDD2,1/2 Bias fopg = 32.768 KHz	1.3	1.5	1.7	V
Power current 1	IDD 1-1 IDD 1-2	VDD=3.0V, Ta=25°C VDD=3.0V, Ta=50°C X'tal oscillation spec, Cristal 32KHz (with Cd,Rd) Cg=11pF,CI=31KΩ, at HALT,LCD=1/3 Bias		7 20	15	µA µA
Power current 2	IDD 2-1 IDD 2-2	VDD=3.0V, Ta=25°C VDD=3.0V, Ta=50°C X'tal oscillation spec, Cristal 32KHz (with Cd,Rd) Cg=11pF,CI=31KΩ,with sequential ROM, LCD=1/3 Bias		10 30	20	µA µA
Power current 3	IDD 3-1 IDD 3-2	VDD=3.0V, Ta=25°C VDD=3.0V, Ta=50°C CF oscillation spec, CF4MHz Ccg=Ccd=33pF,at HALT, LCD=1/3 Bias		300 400	400	µA µA
Power current 4	IDD 4-1 IDD 4-2	VDD=3.0V, Ta=25°C VDD=3.0V, Ta=50°C CF oscillation spec, CF4MHz Ccg=Ccd=33pF,with sequential ROM, LCD=1/3 Bias		600 700	700	µA µA
Oscillation start voltage	VSTT	Tstt≤5 sec, X'tal oscillation spec			2.2	V
Oscillation hold voltage	VHOLD	With 32kHz X'tal			5.5	V
Oscillation start time	TSTT	VDD=2.2V, XCg=11pF,XCI≤31kΩ	2.0		5	s
Oscillation stable grade	Δ f	VDD=2.95-3.05V			3	ppm
Oscillation start voltage	VSTT	Tstt≤5 sec, X'tal oscillation spec			2.4	V
Oscillation hold voltage	VHOLD	With 38kHz / 65kHz X'tal			5.5	V
Oscillation start time	TSTT	VDD=2.4V, XCg=12pF,XCI≤31kΩ	2.2		5	S
Oscillation start voltage	VSTT	Tstt≤3ms, CF oscillation spec			2.2	V
Oscillation hold voltage	VHOLD	With 400kHz CF			5.5	V
Oscillation start time	TSTT	VDD=2.2V, Ccg=Ccd=220pF	2.1		30	ms
Oscillation start voltage	VSTT	Tstt≤30ms, CF oscillation spec			2.5	V
Oscillation hold voltage	VHOLD	With 1MHz CF			5.5	V
Oscillation start time	TSTT	VDD=2.4V, Ccg=Ccd=100pF	2.4		30	ms
Oscillation start voltage	VSTT	Tstt≤30ms, CF oscillation spec			2.8	V
Oscillation hold voltage	VHOLD	With 4MHz CF			5.5	V
Oscillation start time	TSTT	VDD=2.8V, Ccg=Ccd=33pF	2.7		30	ms
Oscillation correcting capacity	Cd	VDD=3.0V, XTOUT pin (built-in)		20		pF

Electrical Features / VDD=4.5-5.5V, VSS=OV, Ta=-30 to +70°C

Item	Sign	Condition / Pin	Min.	Typ.	Max.	Unit
Input Resistance	RIN1A RIN1B RIN1C RIN1D RIN2A RIN2B RIN2C RIN2C RIN3 RIN4 RIN5	VIN=0.2VDD, "L" level hold Tr (*1) VIN=VDD, pull-down resistance (*) VIN=0.8VDD, "H" level hold Tr (*1) VIN=VSS, pull-up resistance (*1) VIN=0.2VDD, INT "L" level hold Tr VIN=VDD, INT pull-down VIN=0.8VDD, INT "H" level hold Tr VIN=VSS, INT pull-up resistance VIN=VDD, RES pull-down resistance VIN=VSS, RES pull-up resistance VIN=VDD, TST pin pull-down resistance	30 10 30 10 30 100 30 100 20 20 20	120 50 120 50 120 500 120 500 50 50 50	500 200 500 200 500 2000 500 2000 300 300 300	k Ω k Ω
Output "H" voltage Output "L" voltage	V _{OH} (1) V _{OL} (1)	IOH=-5.0mA, N1-4 IOL=5.0mA	VDD-0.5		0.5	V V
	V _{OH} (2) V _{OL} (2)	IOH=-1.0mA, K1-4,P1-4,M1-4,SO1-4 IOL=2.0mA(K,P,M,SO ports are in output mode)	VDD-0.5		0.5	V V
Output OFF LEAK Current	IOFF	VOH=10.5V N1-4 (Open spec)			1.0	μA
Segment Port Output impedance • with CMOS output port						
Output "H" Voltage Output "L" Voltage	V _{OH} (3) V _{OL} (3)	IOH= -500μA IOL= 500μA,	VDD-0.5		0.5	V V
Segment Port Output impedance • with Pch open drain output port						
Output "H" Voltage Output Offleak voltage	V _{OH} (3) IOFF	IOH= -500μA VOL=VSS	VDD-0.5		1.0	V μA
Segment Port Output impedance • with Nch open drain output port						
Output "L" Voltage Output Offleak voltage	V _{OL} (3) IOFF	I _{OH} = 500μA VOH=VDD			0.5 1.0	V μA
Segment Port Output impedance • Static						
Output "H" Voltage Output "L" Voltage	V _{OH} (4) V _{OL} (4)	IOH= -40μA, Seg 1-23 IOL= 40μA	VDD-0.2		0.2	V V
Output "H" Voltage Output "L" Voltage	V _{OH} (5) V _{OL} (5)	IOH= -400μA, COM1 IOL= 400μA,	VDD-0.2		0.2	V V
Segment Port Output impedance • 1/2 bias						
Output "H" Voltage Output "L" Voltage	V _{OH} (4) V _{OL} (4)	I _{OH} = -40μA, Seg 1-23 IOL= 40μA	VDD-0.2		0.2	V V
Output "H" Voltage Output "M" Voltage Output "L" Voltage	V _{OH} (5) V _{OM} V _{OL} (5)	I _{OH} = -400μA, COM1-4 IOL= -400μA, IOL= 400μA, IOL= 400μA	VDD-0.2 VDD/2 -0.2		VDD/2 +0.2 0.2	V V V
Segment Port Output impedance • 1/3 bias						
Output "H" Voltage Output "M" Voltage Output "L" Voltage	V _{OH} (4) V _{OM} 1-1 V _{OL} (4)	I _{OH} = -40μA, Seg 1-23 I _{OH} = -40μA IOL= 40μA	VDD-0.2 2VDD/3 -0.2 VDD/3 -0.2		2VDD/3 +0.2 VDD/3 +0.2 0.2	V V V
Output "H" Voltage Output "M" Voltage Output "L" Voltage	V _{OH} (6) V _{OM} 2-1 V _{OL} (6)	I _{OH} = -400μA, COM1-4 IOL= -400μA, IOL= 400μA	VDD-0.2 2VDD/3 -0.2 VDD/3 -0.2		2VDD/3 +0.2 VDD/3 +0.2 0.2	V V V

(*1) 20 pins of S1-4, K1-4, P1-4, M1-4, SO1-4.

Electrical Features / VDD=4.5-5.5V, VSS=OV, Ta=-30 to +70°C

Item	Sign	Condition / Pin	Min.	Typ.	Max.	Unit
Power Leak Current	ILEK(1)	VDD=5.5V,Ta=25°C		0.2	1.0	µA
Power Leak Current	ILEK(2)	VDD=5.5V,Ta=50°C		1.0	5.0	µA
Input Leak Current	IOFF	VDD=5.5V, S1-4,K1-4,P1-4,M1-4,SO1-4 VIN=VDD,(K,P,M,SO are in input mode) VIN=VSS, INT,RES (INT,RES are open spec)	-1.0		1.0	µA
Output Voltage 2	VDD1-(2)	VDD=5.0V, C1=C2=0.1 µF VDD1=VDD2,1/2Bias, fopg=32.768KHz	2.4	2.5	2.6	V
Output Voltage 3	VDD1-(3)	VDD=5.0V,C1=C2=0.1 µF 1/3Bias, fopg=32.768KHz	1.4	1.67	1.8	V
	VDD2-(3)		3.1	3.33	3.5	V
Power current 1	IDD 1-1 IDD 1-2	VDD=5.0V, Ta=25°C VDD=5.0V, Ta=50°C X'tal oscillation spec, Cristal 32KHz (with Cd,Rd) Cg=11pF,CI=31KΩ, at HALT,LCD=1/3 Bias		20 45	30	µA
Power current 2	IDD 2-1 IDD 2-2	VDD=5.0V, Ta=25°C VDD=5.0V, Ta=50°C X'tal oscillation spec, Cristal 32KHz (with Cd,Rd) Cg = 11pF, CI = 31KΩ, with sequential ROM, LCD=1/3 Bias		30 50	40	µA
Power current 3	IDD 3-1 IDD 3-2	VDD=5.0V, Ta=25°C VDD=5.0V, Ta=50°C CF oscillation spec, CF4MHz Ccg=Ccd=33pF,at HALT, LCD=1/3 Bias		900	1000 1000	µA µA
Power current 4	IDD 4-1 IDD 4-2	VDD=5.0V, Ta=25°C VDD=5.0V, Ta=50°C CF oscillation spec, CF4MHz Ccg=Ccd=33pF,with sequential ROM, LCD=1/3 Bias		1500	2000 2000	µA µA
Oscillation correcting capacity	Cd	VDD=5.0V, XTOUT pin (built-in)		20		pF

AD Conversion Features / VSS = OV, Ta=-30 to +70°C

Item	Sign	Condition / Pin	Min.	Typ.	Max.	Unit
Resolution	N	VDD=3.072V, Ta=25°C		8		bit
Absolute precision	ET	VDD=3.072V, Ta=25°C			±1.5	LSB
Analog input Voltage range	VAIN		VSS		VDD	V

