

LC6514B

Single-Chip 4-bit Microcontroller (Low-Threshold Input, On-Chip FLT Driver)

Overview

The LC6514B is a microcontroller with FLT drivers. It is identical with the LC6510C in the internal architecture and instruction set. Since the normal/low-threshold level of input port A can be selected by option and the on-chip pull-down resistor can be bitwise connected to the FLT driver by option, the number of external parts used in the user equipment can be minimized, reducing the cost considerably.


Features

- Low power dissipation.
- ROM capacity : 4096×8 bits.
- RAM capacity : 256×4 bits.
- Subroutine stack : 8 levels (common with interrupt).
- On-chip OSC circuit
CR OSC : 800kHz typ.
Ceramic OSC : 400kHz, 800kHz, 1000kHz
External input : 1290kHz max.
- Power-down by 2 standby modes
HALT mode : Power dissipation saving by program standby during normal operation
HOLD mode : Power supply backup during power failure.
- Input/output ports
Input : 4 bits × 1 port
 3 bits × 1 port
Input/output : 4 bits × 2 ports
Output : 4 bits × 4 ports
 2 bits × 1 port
- Interrupt.
External interrupt : 1
Internal timer interrupt : 1
- On-chip 4-bit prescaler and 8-bit program timer.
- Instruction cycle time : 3.1μs (at 1290kHz)
- Supply voltage
Normal operation : 4.0 to 6.0 V
Memory hold : 1.8 to 6.0 V
- Instruction set common to the LC6502, LC6505 (BANK instruction added)

Package Dimensions

unit:mm


3025B-DIP42S



SANYO : DIP42S

unit:mm

3052B-QIP48



SANYO : QIP48A

■ Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Company

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN


LC6514B

Note

The LC6514B heretofore in use has been improved by changing the value of the pull-down resistor to be contained in FLT drivers as shown below. When using the LC6514B, fully check that the new resistor value meets your application specifications.

Parameter		New resistor value			Old resistor value			Unit
		min	typ	max	min	typ	max	
L-level output current (Output pull-down resistance)	I_{OL} (R_{PD})	0.190 (200)	0.362 (105)	0.760 (50)	0.108 (350)	0.304 (125)	0.543 (70)	mA ($k\Omega$)

Pin Assignment



Pin name

OSC1, OSC2 : C, R or ceramic resonator for system OSC

INT : Interrupt

RES : Reset

HOLD : Hold

PA_0 to 3 : Input port A_0 to 3

PB_0 to 2 : Input port B_0 to 2

PC_0 to 3 : Input/output common port C_0 to 3

PD_0 to 3 : Input/output common port D_0 to 3

PE_0 to 3 : Output port E_0 to 3

PF_0 to 3 : Output port F_0 to 3

PG_0 to 3 : Output port G_0 to 3


PH_0 to 3 : Output port H_0 to 3

$PI_{0,1}$: Output port $I_{0,1}$

TEST : TEST

V_p : Power supply for high-voltage port pull-down resistor

With
High-voltage
driver



When mounting the QIP package version on the board, do not dip it in solder.

NC pin : No connection


LC6514B

Pin Function

Pin Name	Input/ Output	Function
INT	Input	Interrupt request input pin.
HOLD	Input	HOLD mode request input pin (Differs from the LC6502/05 in function.) Capable of being used as general-purpose single-bit input port unless the standby mode is used.
RES	Input	Reset input pin.
PA ₀ to 3	Input	Input port A ₀ to A ₃ (Normal voltage). Capable of 4-bit input and single-bit decision for branch. Used also for HALT mode release request input. LOW threshold input for 4 bits selectable by option.
PB ₀ to 2	Input	Input port B ₀ to B ₂ (Normal voltage). Capable of 3-bit input and single-bit decision for branch.
PC ₀ to 3	Input/ Output	Input/output common port C ₀ to C ₃ (Normal voltage). Capable of 4-bit input and single-bit decision for branch during input. Capable of 4-bit output and single-bit set/reset during output.
PD ₀ to 3	Input/ Output	Input/output common port D ₀ to D ₃ (Normal voltage). Capable of 4-bit input and single-bit decision for branch during input. Capable of 4-bit output and single-bit set/reset during output.
PE ₀ to 3	Output	Output port E ₀ to E ₃ (with high-voltage segment driver). Capable of 4-bit output and single-bit set/reset. Capable of 4-bit input of output latch contents and single-bit decision of output latch for branch. Use/nonuse of pull-down resistor bitwise selectable by option.
PF ₀ to 3	Output	Output port F ₀ to F ₃ (with high-voltage segment driver). Capable of 4-bit output and single-bit set/reset. Capable of 4-bit input of output latch contents and single-bit decision of output latch for branch. Use/nonuse of pull-down resistor bitwise selectable by option.
PG ₀ to 3	Output	Output port G ₀ to G ₃ (with high-voltage digit driver). Capable of 4-bit output and single-bit set/reset. Capable of 4-bit input of output latch contents and single-bit decision of output latch for branch. Use/nonuse of pull-down resistor bitwise selectable by option.
PH ₀ to 3	Output	Output port H ₀ to H ₃ (with high-voltage digit driver). Capable of 4-bit output and single-bit set/reset. Capable of 4-bit input of output latch contents and single-bit decision of output latch for branch. Use/nonuse of pull-down resistor bitwise selectable by option.
PI _{0, 1}	Output	Output port I _{0,1} (with high-voltage digit driver). Capable of 2-bit output and single-bit set/reset. Capable of 2-bit input of output latch contents and single-bit decision of output latch for branch. Use/nonuse of pull-down resistor bitwise selectable by option.
OSC1	Input	Pin for supplying external clock. If the internal clock mode is used, C, R or a ceramic resonator is connected to this pin and pin OSC2.
OSC2	Output	Pin for externally connecting a resonance circuit for the internal clock mode.
VDD	Input	Power supply pin. Normally connected to +5V.
VSS	–	Connected to 0V power supply.
VP	Input	Power supply for high-voltage port pull-down resistor.
TEST	Input	IC test pin. Normally connected VSS(0V).

LC6514B

System Block Diagram



RAM : Data memory
 F : Flag
 WR : Working register
 AC : Accumulator
 ALU : Arithmetic and logic unit
 DP : Data pointer
 E : E register
 CTL : Control register
 OSC : Oscillator
 TM : Timer
 STS : Status register

ROM : Program memory
 PC : Program counter
 INT : Interrupt control
 IR : Instruction register
 I.DEC : Instruction decoder
 CF, CSF : Carry flag
 Carry save flag
 ZF, ZSF : Zero flag
 Zero save flag
 EXTF : External interrupt request flag
 TMF : Internal interrupt request flag

LC6514B

Absolute Maximum Ratings at Ta = 25°C, VSS=0V (VDD=5V±20% unless otherwise specified)

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	VDD max		-0.3 to +7.0	V
Input voltage	VIN1	Inputs other than Vp (Note 1)	-0.3 to VDD+0.3	V
	VIN2	Vp	VDD-4.5 to VDD+0.3	V
Output voltage	VOU1	Outputs other than ports E, F, G, H, I	-0.3 to VDD+0.3	V
	VOU2	Ports E, F, G, H, I	VDD-4.5 to VDD+0.3	V
Peak output current	IO1	Each pin of ports C, D	-2.0 to +2.0	mA
	IO2	Each pin of ports E, F	-10 to 0	mA
	IO3	Each pin of ports G, H, I	-15 to 0	mA
	IO4	All pins of ports C to I	-90 to +16	mA
Allowable power dissipation	Pd max1	Dip package, Ta=-30 to +70°C	600	mW
	Pd max2	Flat package, Ta=-30 to +70°C	400	mW
Operating temperature	Topr		-30 to +70	°C
Storage temperature	Tstg		-55 to +125	°C

Note 1: For pin OSC1, up to oscillation amplitude generated when internally oscillated under the recommended oscillation conditions in Fig. 3 is allowable.

Recommended Operating Conditions at Ta = -30°C to +70°C, VSS = 0V (VDD = 4.0V to 6.0V unless otherwise specified)

Parameter	Symbol	Conditions	Rating			Unit
			min	typ	max	
Operating supply voltage	VDD		4.0	5.0	6.0	V
Power-down supply voltage	VDDMR	HOLD=VIL4, HOLD mode	1.8		6.0	V
H-level input voltage	VIH1	Ports A to D, port A : "normal threshold input"	0.7VDD		VDD	V
	VIH2	VDD=4.5 to 5.5V, port A : "low threshold input"	1.9		VDD	V
	VIH3	INT, RES, HOLD, OSC1 pins	0.8VDD		VDD	V
L-level input voltage	VIL1	Ports A to D, port A : "normal threshold input"	VSS		0.3VDD	V
	VIL2	VDD=4.5 to 5.5V, port A : "low threshold input"	VSS		0.5	V
	VIL3	INT, RES, OSC1 pins	VSS		0.2VDD	V
	VIL4	VDD=1.8 to 6.0V, HOLD, TEST pins	VSS		0.2VDD	V
Operating clock frequency	fextosc		222		1290	kHz
H-level clock pulse width	tφH		0.3			μs
L-level clock pulse width	tφL	At external clock input, See Fig.1	0.3			μs
Clock input rise time	toscR				0.2	μs
Clock input fall time	toscF				0.2	μs
External capacitance for CR OSC	Cext	See Fig. 8			220±5%	pF
External resistance for CR OSC	Rext	See Fig. 8			6.8±1%	kΩ
External circuit constants for ceramic OSC	R1, R2 C1, C2	See Fig. 3				
Standby timing	tVDDR	See Fig. 6, VDD=1.8 to 6.0V	0			μs
	tVDDF	See Fig. 6, VDD=1.8 to 6.0V	0			μs
Allowable delay in	tDL	See Fig. 9, 10.			(n-3)· Tc	μs
Key scan circuit	tDH	See Fig. 9, 10.			(n-3)· Tc	μs

LC6514B




Fig. 1 OSC1 Pin input waveform





Fig. 2 Recommended Oscillator for CR OSC



Center Frequency	CF	C1(pF)	C2(pF)	R1(kΩ)	R2(kΩ)
400kHz	CSB400P(Murata)	470	470	1000	1.5
	KBR400B(Kyocera)	470	470	1000	1.5
800kHz	CSB800K(Murata)	220	220	1000	1.0
	KBR800H(Kyocera)	220	220	1000	1.0
1000kHz	CSB1000K(Murata)	150	150	1000	1.5
	CSB1000K(Murata)	100	100	1000	1.5

Fig. 3 Recommended Oscillator for Ceramic OSC C1, C2 : Tolerance ±10%
 R1, R2 : Tolerance ±5%

Electrical Characteristics at Ta = -30 to +70°C, V_{DD}=5V±20%, V_{SS}=0V

Parameter	Symbol	Conditions	Rating			Unit
			min	typ	max	
H-level input current	I _{IH}	All input pins except V _P , V _{IN} =V _{DD}			1	μA
L-level input current	I _{IL}	All input pins except V _P , V _{IN} =V _{SS}	-1			μA
H-level output voltage	V _{OH1}	Ports C, D : I _{OH} =-1mA	V _{DD} -2.0			V
	V _{OH2}	Ports C, D : I _{OH} =-100μA	V _{DD} -0.5			V
	V _{OH3}	Ports E, F : I _{OH} =-2mA	V _{DD} -1.0			V
	V _{OH4}	Ports E, F : I _{OH} =-1mA, all ports I _{OH} =-1mA	V _{DD} -0.5			V
	V _{OH5}	Ports G, H, I : I _{OH} =-10mA	V _{DD} -1.8			V
	V _{OH6}	Ports G, H, I : I _{OH} =-2mA	V _{DD} -1.0			V
	V _{OH7}	Ports G, H, I : I _{OH} =-1mA, all ports I _{OH} =-1mA	V _{DD} -0.5			V
L-level output voltage	V _{OL1}	Ports C, D : I _{OL} =1mA			0.4	V
	V _{OL2}	Ports E, F, G, H, I : V _P =-35V, output Tr OFF, output open, with pull-down resistor			-33	V
L-level output current (Output pull-down resistor)	I _{OL} (R _{PD})	Ports E, F, G, H, I : V _P =-35V, V _{OL} =3V, V _{DD} =5V, with pull-down resistor	0.190 (200)	0.362 (105)	0.760 (20)	mA (kΩ)
Output OFF leak current	I _{OFF1}	Ports C, D : V _{OUT} =V _{DD}			1.0	μA
	I _{OFF2}	Ports C, D : V _{OUT} =V _{SS}	-1.0			μA
	I _{OFF3}	Ports E to I : V _{OUT} =V _{DD} , OD output			30	μA
	I _{OFF4}	Ports E to I : V _{OUT} =V _{DD} -40V, OD output	-30			μA
Clock OSC frequency for ceramic OSC	f _{CFOSC1}	Recommended conditions for ceramic OSC, at OSC circuit in Fig.3(Note 1)	384	400	416	kHz
	f _{CFOSC2}		768	800	832	kHz
	f _{CFOSC3}		960	1000	1040	kHz
Clock OSC frequency for CR OSC	f _{CROSC}	C _{ext} =220pF, R _{ext} =6.8kΩ, at OSC circuit in Fig. 2	600	800	1220	kHz
Current drain	I _{DD1}	At CR OSC, C _{ext} =220pF, R _{ext} =6.8kΩ, output pin open, input pin, V _{IN} =V _{DD}		1.0	2.0	mA
	I _{DD2}	At ceramic OSC (800kHz), output pin open, input pin, V _{IN} =V _{DD}		1.0	2.0	mA
	I _{DD3}	HALT mode, V _{DD} =4.0 to 6.0V, at test circuit in Fig. 4			10	μA
	I _{DD4}	HOLD mode, V _{DD} =1.8 to 6.0V, at test circuit in Fig. 5			10	μA
Input capacitance	C _{IN}	f=1MHz		5		pF
Output capacitance	C _{OUT}	f=1MHz, output : high impedance		10		pF
Input/output capacitance	C _{IO}	f=1MHz, output : high impedance		10		pF

(Note 1) f_{CFOSC} : Oscillatable frequency.




Fig. 4 I_{DD3} Test Circuit

Input/output common port C, D : Output inhibit
The HALT instruction is executed to cause the HALT mode to be entered.




Fig. 5 I_{DD4} Test Circuit




Fig. 6 Standby Mode Timing

(Note)
During the HALT instruction execution cycle, no chattering must be applied to the HOLD pin and PA₀ to 3 pins.




Fig. 7 Initial Reset Timing


CR OSC characteristic of LC6514B

Fig. 8 shows the CR OSC characteristic of the LC6514B. For the variation range of CR OSC frequency of the LC6514B, the following is guaranteed at external constants of $C_{ext}=220pF$, $R_{ext}=6.8k\Omega$ only. The outgoing inspection is performed under this condition only.

$$600kHz \leq f_{CR OSC} \leq 1220kHz \quad \left(\begin{array}{l} T_a = -30^\circ C \text{ to } +70^\circ C \\ V_{DD} = 4 \text{ to } 6V \end{array} \right)$$

If any other constants than specified above are used, the range of $R_{ext}=5k$ to $50k\Omega$, $C_{ext}=100p$ to $300pF$ must be observed. (See Fig. 8.)

Fig. 8 $f_{CR OSC}$ - R_{ext}



Note 1. The OSC frequency at $V_{DD}=5V$, $T_a=25^\circ C$ must be 800kHz or less.

Note 2. The OSC frequency at $V_{DD}=4$ to $6V$, $T_a=-30$ to $+70^\circ C$ must be within the operation clock frequency range (222kHz to 1290 kHz).

Proper Cares in using the IC

[Digit drive signal-used key scan]

When key-scanning with the FLT digit drive signal in Fig. 9 and inputting the return signal to port A, the following must be observed.

- (a) Estimate voltage drop (V_{ON}) in the output transistor using the current flowing in an FLT used and the V-1 characteristic of the output port of the LC6514B.
- (b) Estimate voltage drop (V_{SW}) in the switch circuit.
- (c) Check to see that ($V_{ON} + V_{SW}$) meets the V_{IH}/V_{IL} requirement of the input port.





Fig. 9 Sample Key Scan Application

For the key scan application in Fig. 9, make the program considering the delay in the external circuit and the input delay shown below.



N : Number of instruction cycles existing between instruction (OP, SPB, RPB) used to output data to output port and instruction (IP, BP, BNP) used to input data from input port. (Number of instruction cycles to be programmed according to the length of t_{DL} , t_{DH})

t_{DL} , t_{DH} : Delay in external circuit from output port to input port.

When the IP instruction is used to input the return signal as shown in Fig. 10, the input delay must be considered and three instructions are placed between the IP instruction and the crossing of input port waveform and V_{IL1} or V_{IL2} , V_{IH1} or V_{IH2} , respectively.

Some instructions must be placed additionally according to the length of delay (t_{DL} , t_{DH}) in the external circuit after the digit drive signal is delivered with the execution of the OP instruction (a) and (c).

<Notes for Standby Function Application>

[Proper cares in using standby function]

The LC6514B provides the standby function called HALT, HOLD mode to minimize the current drain when the program is in the wait state. The standby function is controlled by the HALT instruction, the HOLD pin, RES pin. A peripheral circuit and program must be so designed as to provide precise control of the standby function. In most applications where the standby function is performed, voltage regulation, instantaneous break of power, and external noise are not negligible. When designing an application circuit and program, whether or not to take some measures must be considered according to the extent to which these factors are allowed.

This section mainly describes power failure backup for which the standby function is mostly used. A sample application circuit where the standby function is performed precisely is shown below and notes for circuit design and program design are also given below. When using the standby function, the application circuit shown below must be used and the notes must be also fully observed. If any other method than shown in this section is applied, it is necessary to fully check the environmental conditions such as power failure and the actual operation of an application equipment.

[Sample application and notes]

When using the HOLD mode, an application circuit and program must be designed with the following in mind.

- (1) The supply voltage at the standby state must not be less than specified.
- (2) Input timing of each control signal (HOLD, RES port A, INT, etc.) at the standby initiate/release state.
- (3) Release operation must not be overlapped at the time of execution of the HALT instruction.

A sample application where the standby function is used for power failure backup is shown below as a concrete method to observe these notes. A sample application circuit, its operation, and notes for program design are given below.

1. Sample application where the standby function is used for power failure backup

Power failure backup is an application where power failure of the main power source is detected by the HOLD pin, etc. to cause the HOLD mode to be entered so that the current drain is minimized and a backup capacitor is used to retain the contents of the internal registers even during power failure.

1-1. Sample application circuit (CF OSC)

Fig. 11 shows a CF OSC-applied circuit, where the standby function is used for power failure backup.





Fig. 11 Sample Application Circuit

1-2. Operating waveform

The operating waveform in the sample application circuit in Fig. 11 is shown below. The mode is roughly divided as follows.

- ① Initial application of power
- ② Instantaneous break
- ③ Return from backup mode



1-3. Operation of sample application circuit

- ① At the time of initial application of power
A reset occurs and the execution of the program starts at address 000H of the program counter (PC).
- ② At the time of instantaneous break
 - (1) At the time of very short instantaneous break
The execution of the program continues.
 - (2) At the time of instantaneous break being a little longer than (1)
(When the $\overline{\text{RES}}$ input voltage meets V_{IL} and $\overline{\text{HOLD}}$ input voltage does not meet V_{IL})
A reset occurs during the execution of the program and the execution of the program starts at address 000H of the program counter (PC).
Since the $\overline{\text{HOLD}}$ request signal is not applied to the $\overline{\text{HOLD}}$ pin, the HOLD mode is not entered.
 - (3) At the time of long instantaneous break (When both of the $\overline{\text{RES}}$ input voltage and $\overline{\text{HOLD}}$ input voltage meet V_{IL})
The $\overline{\text{HOLD}}$ request signal is applied to the $\overline{\text{HOLD}}$ pin and the HOLD mode is entered.
When V_{+} rises after instantaneous break, a reset occurs to release the HOLD mode and the execution of the program starts at address 000H of the program counter (PC).
- ③ At the time of return from backup voltage
A reset occurs and the execution of the program starts at address 000H of the program counter (PC).

1-4. Notes for circuit design

- ① How to fix C3, R6, C2, R2
 Fix closed loop (A) discharge time constants C3, R6 and $\overline{\text{HOLD}}$ pin charge time constants C2, R2 so that closed loop (A) fully discharges before the $\overline{\text{HOLD}}$ input voltage gets lower than V_{IL} at the time of instantaneous break and the $\overline{\text{RES}}$ input voltage is sure to get lower than V_{IL} (a reset occurs) when V_+ rises after instantaneous break where the $\overline{\text{HOLD}}$ input voltage gets lower than V_{IL} .
- ② How to fix C3, R7
 Fix $\overline{\text{RES}}$ pin charge time constants C3, R7 so that when power is applied initially or the HOLD mode is released the CF OSC oscillates normally and the $\overline{\text{RES}}$ input voltage exceeds V_{IH} and the program starts running.
- ③ How to fix R4, R5
 Fix Tr bias constants R4, R5 so that when V_+ rises after instantaneous break the $\overline{\text{RES}}$ input voltage gets lower than V_{IL} (brought to L-level) before the $\overline{\text{HOLD}}$ input voltage exceeds V_{IH} (brought to H-level).
- ④ How to fix C2, R3
 Fix $\overline{\text{HOLD}}$ pin charge time constants C2, R3 so that when the HOLD mode is released from the backup mode the $\overline{\text{HOLD}}$ input voltage does not exceed V_{IH} (not brought to H-level) until the $\overline{\text{RES}}$ input voltage gets lower than V_{IL} (brought to L-level).
 Fix C3, R7 and C2, R3 so that the time interval from the moment the $\overline{\text{HOLD}}$ input voltage exceeds V_{IH} until the $\overline{\text{RES}}$ input voltage exceeds V_{IH} is longer than the CF OSC stabilizing time.
- ⑤ When the load is heavy or the polling interval is long
 Since C1 discharges largely, increase the capacity of C1 or separate (B) detection from V_+ and use a power supply or signal that rises faster than V_+ .

1-5. Notes for software design

When the HOLD request signal is detected, the HALT instruction is executed immediately. A concrete example is shown below.

- ① An interrupt is inhibited before polling the HOLD request pin (HOLD pin).
- ② Polling of the $\overline{\text{HOLD}}$ pin and the HALT instruction are programmed consecutively.
 [Concrete example]

```

RCTL      3      ; EXTEN, TMEN←0 (External, timer interrupt inhibit)
BPO       AAA    ; Polling of the HOLD pin (If H-level, a branch occurs to AAA.)
HALT      :      ; The HOLD mode is entered.

AAA :
  
```

Application development tools

Evaluation chip (LC6597), simulation chip (LC65PG97) and the dedicated equipment called “application development tools” are available to facilitate application development of the LC6514B.

- SDS-410 system

This is combination of floppy disk-provided CPU, CRT, and printer. This system enables application development programs of microcomputers to be prepared (edited, assembled) very speedily and efficiently in assembly language. By connecting the EVA-410 to the CPU, programs can be debugged and assembled data can be written into the EPROM (using EPROM WRITER function contained in the EVA-410).

- EVA-410

This is an evaluation kit having EPROM WRITER function, function of parallel/serial data communication with external equipment (SDS-410, etc.). This kit enables application development programs to be corrected or debugged on the machine language level.


- EVA-TB3B

This is board which is connected with the EVA-410 to develop programs dedicated to the LC6514B.

- EVA-97-14B

Simulation chip (LC65PG97) is identical with the LC6510C in the I/O port breakdown voltage and pin assignment. Since the LC6514B has high-voltage output ports and differs partially in the pin assignment, conversion board “EVA-97-14B” with high-voltage drivers is used to evaluate the LC6514B.

(Note) The threshold level of input port A of the LC6514B can be selected to be normal/low level by option. However, since port A of the EVA-TB3B, EVA-97-14B is of normal threshold input type, they cannot be used to evaluate the low threshold input version of the LC6514B.



LC6514B

APPENDIX LC6510 Series Instruction Set (by Function)

Symbols	Meaning	M :	Memory	ZF :	Zero flag
AC :	Accumulator	M (DP) :	Memory addressed by DP	(), [] :	Contents
ACt :	Accumulator bit t	P (DPL) :	Input/output port addressed by DPL	← :	Transfer and direction
CF :	Carry flag	PC :	Program counter	+	Addition
CTL :	Control register	STACK :	Stack register	-	Subtraction
DP :	Data pointer	TM :	Timer	∧ :	AND
E :	E register	TMF :	Timer (internal) interrupt request flag	∨ :	OR
EXTF :	External interrupt request flag	At, Ha, La :	Working register	⊘ :	Exclusive OR
Fn :	Flag bit n				

Instruc- tions	Mnemonic	Instuction code		Bytes	Cycles	Function	Description	Status flag affected	Remarks													
		D ₇ D ₆ D ₅ D ₄	D ₃ D ₂ D ₁ D ₀																			
Accumulator manipulation instructions	CLA	Clear AC	1 1 0 0	0 0 0 0	1	1	AC←0	The AC contents are cleared.	ZF	*1												
	CLC	Clear CF	1 1 1 0	0 0 0 1	1	1	CF←0	The CF is reset.	CF													
	STC	Set CF	1 1 1 1	0 0 0 1	1	1	CF←1	The CF is set.	CF													
	CMA	Complement AC	1 1 1 0	1 0 1 1	1	1	AC←(AC)	The AC contents are complemented (zero bits become 1, one bits become 0).	ZF													
	INC	Increment AC	0 0 0 0	1 1 1 0	1	1	AC←(AC)+1	The AC contents are incremented +	ZF CF													
	DEC	Decrement AC	0 0 0 0	1 1 1 1	1	1	AC←(AC)-1	The AC contents are decremented -	ZF CF													
	RAL	Rotate AC left through CF	0 0 0 0	0 0 0 1	1	1	AC ₀ ←(CF), AC _{n+1} ←(AC _n), CF←(AC ₃)	The AC contents are shifted left through the CF.	ZF CF													
	TAE	Transfer AC to E	0 0 0 0	0 0 1 1	1	1	E←(AC)	The AC contents are transferred to the E.														
XAE	Exchange AC with E	0 0 0 0	1 1 0 1	1	1	AC↔(E)	The AC contents and the E contents are exchanged.															
Memory manipulation instructions	INM	Increment M	0 0 1 0	1 1 1 0	1	1	M (DP)←[M (DP)]+1	The M (DP) contents are incremented +1.	ZF CF													
	DEM	Decrement M	0 0 1 0	1 1 1 1	1	1	M (DP)←[M (DP)]-1	The M (DP) contents are decremented -1.	ZF CF													
	SMB bit	Set M data bit	0 0 0 0	1 0 B ₁ B ₀	1	1	M (DP) _{B₁B₀} ←1	A single bit of the M (DP) specified by B ₁ , B ₀ is set.														
	RMB bit	Reset M data bit	0 0 1 0	1 0 B ₁ B ₀	1	1	M (DP) _{B₁B₀} ←0	A single bit of the M (DP) specified by B ₁ , B ₀ is set.	ZF													
Operation/comparison instructions	AD	Add M to AC	0 1 1 0	0 0 0 0	1	1	AC←(AC)+[M (DP)]	The AC contents and the M (DP) contents are binary-added and the result is placed in the AC.	ZF CF													
	ADC	Add M to AC with CF	0 0 1 0	0 0 0 0	1	1	AC←(AC)+[M (DP)]+(CF)	The AC, CF, M (DP) contents are binary-added and the result is placed in the AC.	ZF CF													
	DAA	Decimal adjust AC in addition	1 1 1 0	0 1 1 0	1	1	AC←(AC)+6	6 is added to the AC contents.	ZF													
	DAS	Decimal adjust AC in subtraction	1 1 1 0	1 0 1 0	1	1	AC←(AC)+10	10 is added to the AC contents.	ZF													
	EXL	Exclusive or M to AC	1 1 1 1	0 1 0 1	1	1	AC←(AC)⊕[M (DP)]	The AC contents and the M (DP) contents are exclusive-ORed and the result is placed in the AC.	ZF													
	AND	And M to AC	1 1 1 0	0 1 1 1	1	1	AC←(AC)∧[M (DP)]	The AC contents and the M (DP) contents are ANDed and the result is placed in the AC.	ZF													
	OR	Or M to AC	1 1 1 0	0 1 0 1	1	1	AC←(AC)∨[M (DP)]	The AC contents and the M (DP) contents are ORed and the result is placed in the AC.	ZF													
	CM	Compare AC with M	1 1 1 1	1 0 1 1	1	1	[M (DP)]-(AC)+1	The AC contents and the M (DP) contents are compared and the CF and ZF are set/reset. <table border="1" style="margin: 5px auto; text-align: center; font-size: small;"> <tr><td>Comparison result</td><td>CF</td><td>ZF</td></tr> <tr><td>[M(DP)] > (AC)</td><td>0</td><td>0</td></tr> <tr><td>[M(DP)] = (AC)</td><td>1</td><td>1</td></tr> <tr><td>[M(DP)] < (AC)</td><td>1</td><td>0</td></tr> </table>	Comparison result	CF	ZF	[M(DP)] > (AC)	0	0	[M(DP)] = (AC)	1	1	[M(DP)] < (AC)	1	0	ZF CF	
	Comparison result	CF	ZF																			
	[M(DP)] > (AC)	0	0																			
[M(DP)] = (AC)	1	1																				
[M(DP)] < (AC)	1	0																				
CL data	Compare AC with immediate data	0 0 1 0 0 1 0 0	1 1 0 0 1 3 1 2 1 1 0	2	2	1 3 1 2 1 1 0 + (AC)+1	The AC contents and immediate data 1 3 1 2 1 1 0 are compared and the ZF and CF are set/reset. <table border="1" style="margin: 5px auto; text-align: center; font-size: small;"> <tr><td>Comparison result</td><td>CF</td><td>ZF</td></tr> <tr><td>1 3 1 2 1 1 0 > (AC)</td><td>0</td><td>0</td></tr> <tr><td>1 3 1 2 1 1 0 = (AC)</td><td>1</td><td>1</td></tr> <tr><td>1 3 1 2 1 1 0 < (AC)</td><td>1</td><td>0</td></tr> </table>	Comparison result	CF	ZF	1 3 1 2 1 1 0 > (AC)	0	0	1 3 1 2 1 1 0 = (AC)	1	1	1 3 1 2 1 1 0 < (AC)	1	0	ZF CF		
Comparison result	CF	ZF																				
1 3 1 2 1 1 0 > (AC)	0	0																				
1 3 1 2 1 1 0 = (AC)	1	1																				
1 3 1 2 1 1 0 < (AC)	1	0																				
CLI data	Compare DPL with immediate data	0 0 1 0 0 1 0 1	1 1 0 0 1 3 1 2 1 1 0	2	2	(DPL)∨1 3 1 2 1 1 0	The DPL contents and immediate data 1 3 1 2 1 1 0 are compared.	ZF														

Continued on next page.

LC6514B

Continued from preceding page.

Instruction	Mnemonic	Instruction code		Bytes	Cycles	Function	Description	Status flag affected	Remarks	
		D ₇ D ₆ D ₅ D ₄	D ₃ D ₂ D ₁ D ₀							
Load/store instructions	LI data	Load AC with immediate data	1 1 0 0	I ₃ I ₂ I ₁ I ₀	1	1	AC ← I ₃ I ₂ I ₁ I ₀	Immediate data I ₃ I ₂ I ₁ I ₀ is loaded in the AC.	ZF	*1
	S	Store AC to M	0 0 0 0	0 0 1 0	1	1	M(DP) ← AC	The AC contents are stored in the M(DP).		
	L	Load AC from M	0 0 1 0	0 0 0 1	1	1	AC ← [M(DP)]	The M(DP) contents are loaded in the AC.	ZF	
	XM data	Exchange AC with M, then modify DP _H with immediate data	1 0 1 0	0 M ₂ M ₁ M ₀	1	2	(AC) ↔ [M(DP)] DP _H ← (DP _H) ± 0 M ₂ M ₁ M ₀	The AC contents and the M(DP) contents are exchanged. Then, the DP _H contents are modified with the contents of (DP _H) ± 0 M ₂ M ₁ M ₀ .	ZF	The ZF is set/reset according to the result of (DP _H) ± 0 M ₂ M ₁ M ₀ .
	X	Exchange AC with M	1 0 1 0	0 0 0 0	1	2	(AC) ↔ [M(DP)]	The AC contents and the M(DP) contents are exchanged.	ZF	The ZF is set/reset according to the DP _H contents at the time of instruction execution.
	XI	Exchange AC with M, then increment DP _L	1 1 1 1	1 1 1 0	1	2	(AC) ↔ [M(DP)] DP _L ← (DP _L) + 1	The AC contents and the M(DP) contents are exchanged. Then, the DP _L contents are incremented +1.	ZF	The ZF is set/reset according to the result of (DP _L + 1).
	XD	Exchange AC with M, then decrement DP _L	1 1 1 1	1 1 1 1	1	2	(AC) ↔ [M(DP)] DP _L ← (DP _L) - 1	The AC contents and the M(DP) contents are exchanged. Then, the DP _L contents are decremented -1.	ZF	The ZF is set/reset according to the result of (DP _L - 1).
	RTBL	Read table data from program ROM	0 1 1 0	0 0 1 1	1	2	AC, E ← ROM (PCh, E, AG)	The contents of ROM addressed by the PC whose low-order 8 bits are replaced with the E and AC contents are loaded in the AC and E.		
Data pointer manipulation instructions	LDZ data	Load DP _H with Zero and DP _L with immediate data respectively	1 0 0 0	I ₃ I ₂ I ₁ I ₀	1	1	DP _H ← 0 DP _L ← I ₃ I ₂ I ₁ I ₀	The DP _H and DP _L are loaded with 0 and immediate data I ₃ I ₂ I ₁ I ₀ respectively.		
	LHI data	Load DP _H with immediate data	0 1 0 0	I ₃ I ₂ I ₁ I ₀	1	1	DP _H ← I ₃ I ₂ I ₁ I ₀	The DP _H is loaded with immediate data I ₃ I ₂ I ₁ I ₀ .		
	IND	Increment DP _L	1 1 1 0	1 1 1 0	1	1	DP _L ← (DP _L) + 1	The DP _L contents are incremented +1.	ZF	
	DED	Decrement DP _L	1 1 1 0	1 1 1 1	1	1	DP _L ← (DP _L) - 1	The DP _L contents are decremented -1.	ZF	
	TAL	Transfer AC to DP _L	1 1 1 1	0 1 1 1	1	1	DP _L ← AC	The AC contents are transferred to the DP _L .		
	TLA	Transfer DP _L to AC	1 1 1 0	1 0 0 1	1	1	AC ← DP _L	The DP _L contents are transferred to the AC.	ZF	
	HAH	Exchange AC with DP _H	0 0 1 0	0 0 1 1	1	1	(AC) ↔ DP _H	The AC contents and the DP _H contents are exchanged.		
Working register manipulation instructions	XAt	Exchange AC with working register At	1 1 1 0	t1 t0	1	1	(AC) ↔ (A0)	The AC contents and the contents of working register A0, A1, A2, or A3 specified by t1 t0 are exchanged.		
	XA0		1 1 1 0	0 0 1 0	1	1	(AC) ↔ (A1)			
	XA1		1 1 1 0	0 1 1 0	1	1	(AC) ↔ (A2)			
	XA2		1 1 1 0	1 0 1 0	1	1	(AC) ↔ (A3)			
	XA3		1 1 1 0	1 1 1 0	1	1	(AC) ↔ (A3)			
	XHa	Exchange DP _H with working register Ha	1 1 1 1	a	1	1	(DP _H) ↔ (H0)	The DP _H contents and the contents of working register H0 or H1 specified by a are exchanged.		
XH0		1 1 1 1	0 0 0 0	1	1	(DP _H) ↔ (H1)				
XLa	Exchange DP _L with working register La	1 1 1 1	a	1	1	(DP _L) ↔ (L0)	The DP _L contents and the contents of working register L0 or L1 specified by a are exchanged.			
XL0		1 1 1 1	0 1 0 0	1	1	(DP _L) ↔ (L1)				
Flag manipulation instructions	SFB flag	Set flag bit	0 1 0 1	B ₃ B ₂ B ₁ B ₀	1	1	F _n ← 1	A flag specified by B ₃ B ₂ B ₁ B ₀ is set.		
	RFB flag	Reset flag bit	0 0 0 1	B ₃ B ₂ B ₁ B ₀	1	1	F _n ← 0	A flag specified by B ₃ B ₂ B ₁ B ₀ is reset.	ZF	The flags are divided into 4 groups of F0 to F3, F4 to F7, F8 to F11, F12 to F15. The ZF is set/reset according to the 4 bits including a single bit specified by immediate data B ₃ B ₂ B ₁ B ₀ .
Jump/subroutine instructions	JMP addr	Jump in the current bank	0 1 1 0	1 P ₁₀ P ₉ P ₈ P ₇ P ₆ P ₅ P ₄	2	2	PC ← PC ₁₁ (or PC ₁₁) P ₁₀ P ₉ P ₈ P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀	A jump to an address specified by the PC ₁₁ (or PC ₁₁) and immediate data P ₁₀ to P ₀ occurs.		If the BANK and JMP instructions are executed consecutively, PC ₁₁ → PC ₁₁
	JPEA	Jump in the current page modified by E and AC	1 1 1 1	1 0 1 0	1	1	PC ₇ to 0 ← (E, AC)	A jump to an address specified by the contents of the PC whose low-order 8 bits are replaced with the E and AC contents occurs.		
	CZP addr	Call subroutine in the zero page	1 0 1 1	P ₃ P ₂ P ₁ P ₀	1	1	STACK ← (PC) + 1 PC ₁₁ to 6 ← PC ₁ to 0 ← 0 PC ₅ to 2 ← P ₃ P ₂ P ₁ P ₀	A subroutine in page 0 of bank 0 is called.		
	CAL addr	Call subroutine in the zero bank	1 0 1 0	1 P ₁₀ P ₉ P ₈ P ₃ P ₂ P ₁ P ₀	2	2	STACK ← (PC) + 2 PC ₁₁ to 0 ← 0 P ₁₀ P ₉ P ₈ P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀	A subroutine in bank 0 is called.		
	RT	Return from subroutine	0 1 1 0	0 0 1 0	1	1	PC ← (STACK)	A return from a subroutine occurs.		
	RTI	Return from interrupt routine	0 0 1 0	0 0 1 0	1	1	PC ← (STACK) CF ZF ← CSF, ZSF	A return from an interrupt servicing routine occurs.	ZF CF	
	BANK	Change bank	1 1 1 1	1 1 0 1	1	1	PC ₁₁ ← PC ₁₁	The bank is changed.		Effective only when used immediately before the JMP instruction.

Continued on next page.

LC6514B

Continued from preceding page.

Instruc- tions	Mnemonic		Instuction code		Bytes	Cycles	Function	Description	Status flag affected	Remarks
			D7D6D5D4	D3D2D1D0						
Branch instructions	BAt addr	Branch on AC bit	0 1 1 1 P7P6P5P4	0 0 t1 t0 P3P2P1P0	2	2	PC7 to 0 ← P7P6P5 P4P3P2 P1P0 if ACt = 1	If a single bit of the AC specified by immediate data t1t0 is 1, a branch to an address specified by immediate data P7 to P0 within the current page occurs.		Mnemonic is BA0 to BA3 according to the value of t.
	BNAt addr	Branch on no AC bit	0 0 1 1 P7P6P5P4	0 0 t1 t0 P3P2P1P0	2	2	PC7 to 0 ← P7P6P5 P4P3P2 P1P0 if ACt = 0	If a single bit of the AC specified by immediate data t1t0 is 0, a branch to an address specified by immediate data P7 to P0 within the current page occurs.		Mnemonic is BNA0 to BNA3 according to the value of t.
	BMt addr	Branch on M bit	0 1 1 1 P7P6P5P4	0 1 t1 t0 P3P2P1P0	2	2	PC7 to 0 ← P7P6P5 P4P3P2 P1P0 if [M (DP, t1t0)] = 1	If a single bit of the M(DP) specified by immediate data t1t0 is 1, a branch to an address specified by immediate data P7 to P0 within the current page occurs.		Mnemonic is BM0 to BM3 according to the value of t.
	BNMt addr	Branch on no M bit	0 0 1 1 P7P6P5P4	0 1 t1 t0 P3P2P1P0	2	2	PC7 to 0 ← P7P6P5 P4P3P2 P1P0 if [M (DP, t1t0)] = 0	If a single bit of the M(DP) specified by immediate data t1t0 is 0, a branch to an address specified by immediate data P7 to P0 within the current page occurs.		Mnemonic is BNM0 to BNM3 according to the value of t.
	BPt addr	Branch on Port bit	0 1 1 1 P7P6P5P4	1 0 t1 t0 P3P2P1P0	2	2	PC7 to 0 ← P7P6P5 P4P3P2 P1P0 if [P (DPL, t1t0)] = 1	If a single bit of port P(DPL) specified by immediate data t1t0 is 1, a branch to an address specified by immediate data P7 to P0 within the current page occurs.		Mnemonic is BP0 to BP3 according to the value of t.
	BNPt addr	Branch on no Port bit	0 0 1 1 P7P6P5P4	1 0 t1 t0 P3P2P1P0	2	2	PC7 to 0 ← P7P6P5 P4P3P2 P1P0 if [P (DPL, t1t0)] = 0	If a single bit of port P(DPL) specified by immediate data t1t0 is 0, a branch to an address specified by immediate data P7 to P0 within the current page occurs.		Mnemonic is BNP0 to BNP3 according to the value of t.
	BTM addr	Branch on timer	0 1 1 1 P7P6P5P4	1 1 0 0 P3P2P1P0	2	2	PC7 to 0 ← P7P6P5 P4P3P2 P1P0 if TMF = 1 then TMF ← 0	If the TMF is 1, a branch to an address specified by immediate data P7 to P0 within the current page occurs. The TMF is reset.	TMF	
	BNTM addr	Branch on no timer	0 0 1 1 P7P6P5P4	1 1 0 0 P3P2P1P0	2	2	PC7 to 0 ← P7P6P5 P4P3P2 P1P0 if TMF = 0 then TMF ← 0	If the TMF is 0, a branch to an address specified by immediate data P7 to P0 within the current page occurs. The TMF is reset.	TMF	
	BI addr	Branch on interrupt	0 1 1 1 P7P6P5P4	1 1 0 1 P3P2P1P0	2	2	PC7 to 0 ← P7P6P5 P4P3P2 P1P0 if EXTF = 1 then XETf ← 0	If the EXTF is 1, a branch to an address specified by immediate data P7 to P0 within the current page occurs. The EXTF is reset.	EXTF	
	BNI addr	Branch on no interrupt	0 0 1 1 P7P6P5P4	1 1 0 1 P3P2P1P0	2	2	PC7 to 0 ← P7P6P5 P4P3P2 P1P0 if EXTF = 0 then XETf ← 0	If the EXTF is 0, a branch to an address specified by immediate data P7 to P0 within the current page occurs. The EXTF is reset.	EXTF	
	BC addr	Branch on CF	0 1 1 1 P7P6P5P4	1 1 1 1 P3P2P1P0	2	2	PC7 to 0 ← P7P6P5 P4P3P2 P1P0 if CF = 1	If the CF is 1, a branch to an address specified by immediate data P7 to P0 within the current page occurs.		
	BNC addr	Branch on no CF	0 0 1 1 P7P6P5P4	1 1 1 1 P3P2P1P0	2	2	PC7 to 0 ← P7P6P5 P4P3P2 P1P0 if CF = 0	If the CF is 0, a branch to an address specified by immediate data P7 to P0 within the current page occurs.		
	BZ addr	Branch on ZF	0 1 1 1 P7P6P5P4	1 1 1 0 P3P2P1P0	2	2	PC7 to 0 ← P7P6P5 P4P3P2 P1P0 if ZF = 1	If the ZF is 1, a branch to an address specified by immediate data P7 to P0 within the current page occurs.		
	BNZ addr	Branch on no ZF	0 0 1 1 P7P6P5P4	1 1 1 0 P3P2P1P0	2	2	PC7 to 0 ← P7P6P5 P4P3P2 P1P0 if ZF = 0	If the ZF is 0, a branch to an address specified by immediate data P7 to P0 within the current page occurs.		
	BFn addr	Branch on flag bit	1 1 0 1 P7P6P5P4	n3n2n1n0 P3P2P1P0	2	2	PC7 to 0 ← P7P6P5 P4P3P2 P1P0 if Fn = 1	If the flag bit of the 16 flags specified by immediate data n3n2n1n0 is 1, a branch to an address specified by immediate data P7 to P0 within the current page occurs.		Mnemonic is BF0 to BF15 according to the value of n.
BNFn addr	Branch on no flag bit	1 1 0 1 P7P6P5P4	n3n2n1n0 P3P2P1P0	2	2	PC7 to 0 ← P7P6P5 P4P3P2 P1P0 if Fn = 0	If the flag bit of the 16 flags specified by immediate data n3n2n1n0 is 0, a branch to an address specified by immediate data P7 to P0 within the current page occurs.		Mnemonic is BNF0 to BNF15 according to the value of n.	
Input/output instructions	IP	Input port to AC	0 0 0 0	1 1 0 0	1	1	AC ← [P(DPL)]	The contents of port P (DPL) are inputted to the AC.	ZF	
	OP	Output AC to port	0 1 1 0	0 0 0 1	1	1	P(DPL) ← AC	The AC contents are outputted to port P (DPL).		
	SPB bit	Set port bit	0 0 0 0	0 1 B1B0	1	2	P(DPL, B1B0) ← 1	Immediate data B1B0-specified one bit in port P(DPL) is set		Mnemonic is BNF0 to BNF15 according to the value of n.
	RPB bit	Reset port bit	0 0 1 0	0 1 B1B0	1	2	P(DPL, B1B0) ← 0	Immediate data B1B0-specified one bit in port P(DPL) is reset	ZF	When this instruction is executed, the E register contents are destroyed.

Continued on next page.

LC6514B

Continued from preceding page.

Instructions	Mnemonic	Instruction code		Bytes	Cycles	Function	Description	Status flag affected	Remarks
		D ₇ D ₆ D ₅ D ₄	D ₃ D ₂ D ₁ D ₀						
Other instructions	SCTL bit	Set control register bit (S)	0 0 1 0 1 0 0 0	1 1 0 0 B ₃ B ₂ B ₁ B ₀	2	2	CTL←(CTL) V B ₃ B ₂ B ₁ B ₀	Immediate data B ₃ B ₂ B ₁ B ₀ -specified bits in the control register are set.	
	RCTL bit	Reset control register bit (S)	0 0 1 0 1 0 0 1	1 1 0 0 B ₃ B ₂ B ₁ B ₀	2	2	CTL←(CTL) Λ B ₃ B ₂ B ₁ B ₀	Immediate data B ₃ B ₂ B ₁ B ₀ -specified bits in the control register are reset.	ZF
	WTTM	Write timer	1 1 1 1	1 0 0 1	1	1	TM←(E), (AC) TMF←0	The E and AC contents are loaded in the timer. The TMF is reset.	TMF
	HALT	Halt	1 1 1 1	0 1 1 0	1	1	Halt	The standby mode is entered.	
	NOP	No operation	0 0 0 0	0 0 0 0	1	1	No operation	No operation is performed, but 1 machine cycle is consumed.	

*1 If the L1 instruction or CLA instruction is used consecutively in such a manner as LI, LI, LI, ----, or CLA, CLA, CLA, ----, the first LI instruction or CLA instruction only is effective and the following LI instructions or CLA instructions are changed to the NOP instructions.

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of October, 2001. Specifications and information herein are subject to change without notice.