

**LC74711****Controller LSI for On-screen Displays****Preliminary****Overview**


The LC74711 is a CMOS LSI for applications involving microcomputer control of on-screen character and graphics displays. Built-in character ROM supplies 128 alphanumeric and each character is generated in a 12 by 18 pixel format. The display is capable of supporting a maximum of 288 characters within a 24 characters by 12 line array.

Functions and Applications

- (1) Screen construction:
24 characters X 12 lines
- (2) Number of characters displayed:
Maximum 288 characters capacity
- (3) Display control ROM (line ROM):
64 lines (line unit control: 24 character construction)
- (4) Display RAM:
176 characters (supporting extended character selection)
- (5) Character construction: 12 (horizontal) X 18 (vertical) pixels
- (6) Character set: 128 types of characters
- (7) Character size:
4 horizontal types and 4 vertical types
- (8) Display starting position: 64 types horizontally and 64 types vertically
- (9) Blinking: Character units
- (10) Blinking types: 2 types with approximate 1.0 s and 0.5 s cycles and 3-type selection for 25%, 50% and 75% duty
- (11) Blanking: Font complete blanking (12 X 18 pixels)
- (12) Background color: 8 background tints (during internal synchronizing operation: 4 fsc when using crystal oscillator)
- (13) External control input: Serial data input
- (14) Synchronizing signal: Internal synchronizing, supports external synchronizing changeover
- (15) Built-in synchronizing separator circuit
- (16) Video output: NTSC system composite video output
- (17) Superimpose: Characters superimposed over composite video output
- (18) Package: DIP-22S

Package Dimensions

unit : mm

3059-DIP22S

■ Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co.,Ltd. Semiconductor Company

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Specifications

Absolute Maximum Ratings

Item	Symbol	Conditions/Pins	Ratings	Unit
Maximum supply voltage	$V_{DD\ max}$	V_{DD1}, V_{DD2}	$V_{SS}-0.3$ to $V_{SS}+7.0$	V
Maximum input voltage	$V_{IN\ max}$	All input pins	$V_{SS}-0.3$ to $V_{DD}+0.3$	V
Maximum output voltage	$V_{OUT\ max}$		$V_{SS}-0.3$ to $V_{DD}+0.3$	V
Allowable power dissipation	$P_d\ max$	$T_a = 25^\circ\text{C}$	300	mW
Operating temperature	T_{opr}		-30 to +70	$^\circ\text{C}$
Storage temperature	T_{stg}		-40 to +125	$^\circ\text{C}$

Allowable Operating Ranges at $T_a = -30$ to $+70^\circ\text{C}$

Item	Symbol	Conditions/Pins	Ratings			Unit
			min	typ	max	
Supply voltage	V_{DD1}	V_{DD1} pin	4.5	5.0	5.5	V
	V_{DD2}	V_{DD2} pin	4.5	5.0	$1.27V_{DD1}$	V
Input "H" level voltage	V_{IH}	\overline{CS} , SIN, \overline{RST} , SCLK, SEPIN pin	$0.8V_{DD1}$		$V_{DD1}+0.3$	V
Input "L" level voltage	V_{IL}	\overline{CS} , SIN, \overline{RST} , SCLK, SEPIN pin	$V_{SS}-0.3$		$0.2V_{DD1}$	V
Composite video input voltage	V_{IN1}	CV_{IN} pin		$2V_{P-P}$		V
	V_{IN2}	SYNI pin		$2V_{P-P}$	$2.5V_{P-P}$	
Oscillation frequency	F_{OSC1}	Xtal oscillation pin (2 fsc)		7.159		MHz
	F_{OSC2}	Xtal oscillation pin (4 fsc)		14.318		MHz
	F_{OSC3}	LC oscillation pin (when using LC oscillation)	5	7	10	MHz


Electrical Characteristics at $T_a = -30$ to $+70^\circ\text{C}$, default of $V_{DD1} = 5\text{ V}$

Item	Symbol	Pins	Conditions	Ratings			Unit
				min	typ	max	
Output off leak current	I_{leak}	CV OUT pin				10	μA
Output "H" level voltage	V_{OH1}	SEP OUT pin	$V_{DD1} = 4.5\text{V}$, $I_{OH} = -1.0\text{mA}$	3.5			V
Output "L" level voltage	V_{OL1}	SEP OUT pin	$V_{DD1} = 4.5\text{V}$, $I_{OL} = 1.0\text{mA}$			1.0	V
Input current	I_{IH}	\overline{CS} , SIN, \overline{RST} , SCLK, SEPIN pin	$V_{IN} = V_{DD1}$			1	μA
	I_{IL}	OSCIN pin	$V_{IN} = V_{SS}$	-1			μA
Current consumption during operation	I_{DD1}	V_{DD1} pin	All output are OPEN Xtal = 14.318MHz, LC = 7MHz			10	mA
	I_{DD2}	V_{DD2} pin	$V_{DD2} = 5.0\text{V}$			15	mA


Timing Characteristics at $T_a = -30$ to $+70^\circ\text{C}$, $V_{DD1} = 5 \pm 0.5\text{ V}$

Item	Symbol	Conditions/Pins	Ratings			Unit
			min	typ	max	
Input minimum pulse width	t_w (SCLK)	SCLK pin	200			ns
	t_w (CS)	\overline{CS} pin (with \overline{CS} set to "H" period)	1			μs
Data setup time	t_{su} (CS)	\overline{CS} pin	200			ns
	t_{su} (SIN)	SIN pin	200			ns
Data hold time	t_h (CS)	\overline{CS} pin	2			μs
	t_h (SIN)	SIN pin	200			ns
Single word and write time	t_{word}	16-bit write time	10			μs
	t_{wt}	RAM data write time	1			μs

Serial Data Input Timing



Pin Assignment




LC74711

Pin Functions

Pin No.	Pin Symbol	Pin name	Functions
1	V _{SS1}	Ground pin	Pin for connecting to ground (GND) (grounding pin for digital system).
2	Xtal IN	Xtal oscillation pin	Pin for connecting to capacitor or crystal of crystal oscillator for internal synchronizing signal oscillation applications.
3	Xtal OUT		
4	TEST	Test output pin	Pin for test data output.
5	R _{ST}	Reset input pin	Pin for system reset input (hysteresis input).
6	SCLK	Clock input pin	Pin for clock input using serial data input (hysteresis input).
7	SIN	Data input pin	Pin for serial data input (hysteresis input). Input in 16-bit units.
8	CS	Enable input pin	Pin for enable input for serial data processing (hysteresis input). "L" serial data input switches to enable.
9	LVBK	Blanking level adjustment input pin	Pin for level input for blanking level adjusting.
10	LVCHA	Character level adjustment input pin	Pin for level input for character level adjusting.
11	V _{DD2}	Supply pin	Pin for power supply for adjusting signal level of composite video (power supply for analog system).
12	CV OUT	Video signal output pin	Pin for composite video signal output.
13	NC		Non connection.
14	CV IN	Video signal input pin	Pin for composite video signal input.
15	V _{DD1}	Power supply pin	Pin for power supply (+5V).
16	SYNI	Synchronizing separator circuit input pin	Pin for input of separator circuit composite synchronizing signal.
17	SEPC	Synchronizing separator circuit adjustment pin	Pin for adjusting synchronizing separator circuit (connecting capacitor).
18	SEP OUT	Composite synchronizing signal output pin	Pin for output of composite synchronizing signal for synchronizing separator circuit.
19	SEP IN	Vertical synchronizing signal input pin	Pin for input of vertical synchronizing signal and integrating output signal of SEP OUT pin. Applied when connecting an integrating circuit to the SEP OUT pin.
20	OSC OUT	LC oscillation pin	Pin for connecting a capacitor or oscillator coil for pixel clock generation and character output applications.
21	OSC IN		
22	V _{DD1}	Power supply pin (+5V)	Pin for power supply (+5V).

System Block Diagram



Screen Construction

Display mode supports 24 characters and 12 lines.

Maximum number of displayed characters is 288 characters.

When character size is enlarged, the maximum number of characters displayed is reduced to less than 288 characters.

Display line ROM (12-line setting) or display RAM (176 characters).

- Displays using line ROM specify the fixed character set.
- Extended character set are available using display RAM and program setting of characters.

	← 24 characters →																							
	00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22	23
	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47
	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71
	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95
	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119
	120	121	122	123	124	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143
12 lines	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167
	168	169	170	171	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191
	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215
	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239
	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	256	257	258	259	260	261	262	263
	264	265	266	267	268	269	270	271	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287

Memory Construction (display RAM and control RAM)

Memory addresses and data 16-bit processing.

Addresses 0 (000_{HEX}) to 175 (0AF_{HEX}) are reserved for display memory (RAM) data.

Addresses 176 (0B0_{HEX}) to 191 (0BF_{HEX}) are reserved for display control register data.


Address	bit DA F	DA E	DA D	DA C	DA B	DA A	DA 9	DA 8	DA 7	DA 6	DA 5	DA 4	DA 3	DA 2	DA 1	DA 0	Notes
000 (000h)	0	0	0	0	0	0	0	0	BLANK	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀	Display RAM
175 (0AFh)	0	0	0	0	0	0	0	0	BLANK	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀	
176 (0B0h)	0	0	0	0	0	ADRA	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character of first line
177 (0B1h)	0	0	0	0	0	ADRA	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character of second line
178 (0B2h)	0	0	0	0	0	ADRA	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character of third line
179 (0B3h)	0	0	0	0	0	ADRA	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character of fourth line
180 (0B4h)	0	0	0	0	0	ADRA	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character of fifth line
181 (0B5h)	0	0	0	0	0	ADRA	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character of sixth line
182 (0B6h)	0	0	0	0	0	ADRA	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character of seventh line
183 (0B7h)	0	0	0	0	0	ADRA	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character of eighth line
184 (0B8h)	0	0	0	0	0	ADRA	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character of ninth line
185 (0B9h)	0	0	0	0	0	ADRA	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character of tenth line
186 (0BAh)	0	0	0	0	0	ADRA	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character of eleventh line
187 (0BBh)	0	0	0	0	0	ADRA	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character of twelfth line
188 (0BCh)	0	0	0	0	HSZ 31	HSZ 30	HSZ 21	HSZ 20	HSZ 11	HSZ 10	HP5	HP4	HP3	HP2	HP1	HP0	Horizontal display position Horizontal character size
189 (0BDh)	0	0	0	0	VSZ 31	VSZ 30	VSZ 21	VSZ 20	VSZ 11	VSZ 10	VP5	VP4	VP3	VP2	VP1	VP0	Vertical display position Vertical character size
190 (0BEh)	0	0	0	0	INT/ NON	LC/ XTAL	2fsc/ 4fsc	OSC STP	DSP ON	—	SYS RST	—	—	PHASE 2	PHASE 1	PHASE 0	Video signal and other
191 (0BFh)	0	0	0	0	TST MOD	—	—	BLK 1	BLK 0	—	BLINK 2	BLINK 1	BLINK 0	EX	OB0FF	BCOL	Control register

(1) Address 188 (0 BC_{HEX})

DA 0 to C	Register Name	Contents		Notes											
		Setting	Function												
0	HP0 (LSB)	0	When the horizontal display starting position is set to HS, $HS = T_c \times (4 \sum_{n=0}^5 2^n HP_n)$ T _c : represents oscillation cycle of OSC IN and OUT oscillator during operation mode	Horizontal display starting position sets using 6-bit found at HP5 to HP0. Single bit significance is 4T _c .											
		1													
1	HP1	0													
		1													
2	HP2	0													
		1													
3	HP3	0													
		1													
4	HP4	0													
		1													
5	HP5 (MSB)	0													
		1													
6	HSZ10	0			<table border="1"> <tr> <td>HSZ10</td> <td>0</td> <td>1</td> </tr> <tr> <td>HSZ11</td> <td>0</td> <td>1T_c/1 dot</td> </tr> <tr> <td></td> <td>1</td> <td>2T_c/1 dot</td> </tr> </table>	HSZ10	0	1	HSZ11	0	1T _c /1 dot		1	2T _c /1 dot	First line horizontal character size.
		HSZ10			0	1									
HSZ11	0	1T _c /1 dot													
	1	2T _c /1 dot													
1	<table border="1"> <tr> <td></td> <td>0</td> <td>1</td> </tr> <tr> <td></td> <td>0</td> <td>1T_c/1 dot</td> </tr> <tr> <td></td> <td>1</td> <td>2T_c/1 dot</td> </tr> </table>		0	1		0	1T _c /1 dot		1	2T _c /1 dot					
	0	1													
	0	1T _c /1 dot													
	1	2T _c /1 dot													
7	HSZ11	0	<table border="1"> <tr> <td></td> <td>0</td> <td>1</td> </tr> <tr> <td></td> <td>0</td> <td>1T_c/1 dot</td> </tr> <tr> <td></td> <td>1</td> <td>2T_c/1 dot</td> </tr> </table>		0	1		0	1T _c /1 dot		1	2T _c /1 dot	Second line horizontal character size.		
			0	1											
	0	1T _c /1 dot													
	1	2T _c /1 dot													
1	<table border="1"> <tr> <td></td> <td>0</td> <td>1</td> </tr> <tr> <td></td> <td>0</td> <td>1T_c/1 dot</td> </tr> <tr> <td></td> <td>1</td> <td>2T_c/1 dot</td> </tr> </table>		0	1		0	1T _c /1 dot		1	2T _c /1 dot					
	0	1													
	0	1T _c /1 dot													
	1	2T _c /1 dot													
8	HSZ20	0	<table border="1"> <tr> <td>HSZ20</td> <td>0</td> <td>1</td> </tr> <tr> <td>HSZ21</td> <td>0</td> <td>1T_c/1 dot</td> </tr> <tr> <td></td> <td>1</td> <td>2T_c/1 dot</td> </tr> </table>	HSZ20	0	1	HSZ21	0	1T _c /1 dot		1	2T _c /1 dot	Lines 3 to 12 horizontal character sizes.		
		HSZ20	0	1											
HSZ21	0	1T _c /1 dot													
	1	2T _c /1 dot													
1	<table border="1"> <tr> <td></td> <td>0</td> <td>1</td> </tr> <tr> <td></td> <td>0</td> <td>1T_c/1 dot</td> </tr> <tr> <td></td> <td>1</td> <td>2T_c/1 dot</td> </tr> </table>		0	1		0	1T _c /1 dot		1	2T _c /1 dot					
	0	1													
	0	1T _c /1 dot													
	1	2T _c /1 dot													
A	HSZ30	0	<table border="1"> <tr> <td>HSZ30</td> <td>0</td> <td>1</td> </tr> <tr> <td>HSZ31</td> <td>0</td> <td>1T_c/1 dot</td> </tr> <tr> <td></td> <td>1</td> <td>2T_c/1 dot</td> </tr> </table>	HSZ30	0	1	HSZ31	0	1T _c /1 dot		1	2T _c /1 dot	Lines 3 to 12 horizontal character sizes.		
		HSZ30	0	1											
HSZ31	0	1T _c /1 dot													
	1	2T _c /1 dot													
1	<table border="1"> <tr> <td></td> <td>0</td> <td>1</td> </tr> <tr> <td></td> <td>0</td> <td>1T_c/1 dot</td> </tr> <tr> <td></td> <td>1</td> <td>2T_c/1 dot</td> </tr> </table>		0	1		0	1T _c /1 dot		1	2T _c /1 dot					
	0	1													
	0	1T _c /1 dot													
	1	2T _c /1 dot													
B	HSZ31	0	<table border="1"> <tr> <td></td> <td>0</td> <td>1</td> </tr> <tr> <td></td> <td>0</td> <td>1T_c/1 dot</td> </tr> <tr> <td></td> <td>1</td> <td>2T_c/1 dot</td> </tr> </table>		0	1		0	1T _c /1 dot		1	2T _c /1 dot	Lines 3 to 12 horizontal character sizes.		
			0	1											
	0	1T _c /1 dot													
	1	2T _c /1 dot													
1	<table border="1"> <tr> <td></td> <td>0</td> <td>1</td> </tr> <tr> <td></td> <td>0</td> <td>1T_c/1 dot</td> </tr> <tr> <td></td> <td>1</td> <td>2T_c/1 dot</td> </tr> </table>		0	1		0	1T _c /1 dot		1	2T _c /1 dot					
	0	1													
	0	1T _c /1 dot													
	1	2T _c /1 dot													
C	—	0													
		1													

Note: * When reset using the \overline{RST} pin, all registers are set to 0 (zero).

(2) Address 189 (0 BD_{HEX})

DA 0 to C	Register Name	Setting	Contents		Notes	
			Function			
0	VP0 (LSB)	0	When the vertical display starting position is set to VS, $VS = H \times (4 \sum_{n=0}^5 2^n VP_n)$ H: represents horizontal synchronizing pulse cycle 		Vertical display starting position sets using 6-bit found at VP5 to VP0. Single bit significance is 4H.	
		1				
1	VP1	0				
		1				
2	VP2	0				
		1				
3	VP3	0				
		1				
4	VP4	0				
		1				
5	VP5 (MSB)	0				
		1				
6	VSZ10	0	VSZ11 \ VSZ10	0	1	First line vertical character size.
		1	0	1H/1 dot	2H/1 dot	
7	VSZ11	0	0	3H/1 dot	4H/1 dot	
		1	1	3H/1 dot	4H/1 dot	
8	VSZ20	0	VSZ21 \ VSZ20	0	1	Second line vertical character size.
		1	0	1H/1 dot	2H/1 dot	
9	VSZ21	0	0	3H/1 dot	4H/1 dot	
		1	1	3H/1 dot	4H/1 dot	
A	VSZ30	0	VSZ31 \ VSZ30	0	1	Lines 3 to 12 vertical character sizes.
		1	0	1H/1 dot	2H/1 dot	
B	VSZ31	0	0	3H/1 dot	4H/1 dot	
		1	1	3H/1 dot	4H/1 dot	
C	—	0				
		1				

Note: * When reset using the $\overline{\text{RST}}$ pin, all registers are set to 0 (zero).

(3) Address 190 (0 BE_{HEX})

DA 0 to C	Register Name	Contents				Notes																																					
		Setting	Function																																								
0	PHASE0	0	<table border="1"> <thead> <tr> <th>PHASE2</th> <th>PHASE1</th> <th>PHASE0</th> <th>Background tint</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>$\pi/2$</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>π</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>$3\pi/2$</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>In-phase</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>$\pi/4$</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>$3\pi/4$</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>$5\pi/4$</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>$7\pi/4$</td> </tr> </tbody> </table>				PHASE2	PHASE1	PHASE0	Background tint	0	0	0	$\pi/2$	0	0	1	π	0	1	0	$3\pi/2$	0	1	1	In-phase	1	0	0	$\pi/4$	1	0	1	$3\pi/4$	1	1	0	$5\pi/4$	1	1	1	$7\pi/4$	Background tint Background color phase responding to color burst.
		PHASE2	PHASE1	PHASE0	Background tint																																						
0	0	0	$\pi/2$																																								
0	0	1	π																																								
0	1	0	$3\pi/2$																																								
0	1	1	In-phase																																								
1	0	0	$\pi/4$																																								
1	0	1	$3\pi/4$																																								
1	1	0	$5\pi/4$																																								
1	1	1	$7\pi/4$																																								
1	1	1	1	1																																							
1	PHASE1	0																																									
		1																																									
2	PHASE2	0																																									
		1																																									
3	—	0																																									
		1																																									
4	—	0																																									
		1																																									
5	SYSRST	0					CS pin resets for "L" and cancels reset using "H".																																				
		1	All registers reset and display set to off																																								
6	—	0																																									
		1																																									
7	DSPON	0	Character display off																																								
		1	Character display on																																								
8	OSCSTP	0	Crystal oscillator circuit and LC oscillator circuit is not stopped				External synchronizing mode enabled only when character display is off.																																				
		1	Crystal oscillator circuit and LC oscillator circuit is stopped																																								
9	$\overline{2fsc}$ /4fsc	0	Clock frequency 2 fsc				Crystal oscillator circuit oscillation frequency.																																				
		1	Clock frequency 4 fsc																																								
A	\overline{LC} /XTAL	0	Using LC oscillation for pixel clock				When the LC oscillation circuit is not used, OSC IN pin is fixed at V _{DD} .																																				
		1	Using crystal oscillation for pixel clock																																								
B	\overline{INT} /NON	0	Interlaced (312.5 H/1 field)				Changeover is permitted between interlace and non-interlaced displays.																																				
		1	Non-interlaced (313 H/1 field)																																								
C	—	0																																									
		1																																									

Note: * When reset using the \overline{RST} pin, all registers are set to 0 (zero).

(4) Address 191 (0BF_{HEX})

DA 0 to C	Register Name	Contents			Notes																
		Setting	Function																		
0	BCOL	0	With background tint (only enabled with internal synchronizing)																		
		1	No background tint (background level setting only)																		
1	CBOFF	0	Burst signal always output																		
		1	When BCOL is set to "H", burst signal also does not output																		
2	EX	0	External synchronizing																		
		1	Internal synchronizing																		
3	BLINK0	0	<table border="1"> <tr> <td></td> <td>BLINK0</td> <td>0</td> <td>1</td> </tr> <tr> <td>BLINK1</td> <td></td> <td>Blinking off</td> <td>25% duty</td> </tr> <tr> <td>0</td> <td></td> <td>50% duty</td> <td>75% duty</td> </tr> <tr> <td>1</td> <td></td> <td></td> <td></td> </tr> </table>				BLINK0	0	1	BLINK1		Blinking off	25% duty	0		50% duty	75% duty	1			
						BLINK0	0	1													
BLINK1		Blinking off				25% duty															
0		50% duty				75% duty															
1																					
1																					
4	BLINK1	0																			
		1																			
5	BLINK2	0	Blinking cycle approximately 0.5 s																		
		1	Blinking cycle approximately 1 s																		
6	—	0																			
		1																			
7	BLK0	0	<table border="1"> <tr> <td></td> <td>BLK0</td> <td>0</td> <td>1</td> </tr> <tr> <td>BLK1</td> <td></td> <td>Blanking off</td> <td>Character size</td> </tr> <tr> <td>0</td> <td></td> <td>Trimming size</td> <td>Total overall size</td> </tr> <tr> <td>1</td> <td></td> <td></td> <td></td> </tr> </table>			BLK0	0	1	BLK1		Blanking off	Character size	0		Trimming size	Total overall size	1				
					BLK0	0	1														
BLK1		Blanking off			Character size																
0		Trimming size			Total overall size																
1																					
1																					
8	BLK1	0																			
		1																			
9	—	0																			
		1																			
A	—	0																			
		1																			
B	TSTMOD	0	Normal operation mode																		
		1	Test operation mode																		
C	—	0																			
		1																			

Note: * When reset using the $\overline{\text{RST}}$ pin, all registers are set to 0 (zero).

Memory Construction (Display Line ROM)

Memory addresses are arrayed within 0 (000_{HEX}) to 1535 (5FF_{HEX}) and have an 8-bit data construction.

bit Address	DA F	DA E	DA D	DA C	DA B	DA A	DA 9	DA 8	DA 7	DA 6	DA 5	DA 4	DA 3	DA 2	DA 1	DA 0	Notes	
0000 (000h)	0	0	0	0	0	0	0	0	ROM RAM	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character and first line.	
↓																		
0023 (017h)	0	0	0	0	0	0	0	0	ROM RAM	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for twenty-fourth character and first line.	
0024 (018h)	0	0	0	0	0	0	0	0	ROM RAM	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for first character and second line.	
↓																		
	<table border="1" style="margin: auto;"> <tr> <td style="padding: 5px;">ROM RAM</td> <td style="padding: 5px; border: 1px solid black; width: 150px;">Character code</td> </tr> </table>																ROM RAM	Character code
ROM RAM	Character code																	
1535 (5FFh)	0	0	0	0	0	0	0	0	ROM RAM	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	Display line ROM setting for twenty-fourth character and sixty-fourth line.	

DA 0 to 8	Register Name	Contents		Notes
		Setting	Function	
0	ADR0	0	Character ROM address setting	
		1	When display control RAM is specified, DA7 equals "1" and ADR0 to ADR6 are set to "0"	
1	ADR1	0	Character ROM address setting range is 0 to 127 (7F _{HEX})	
		1		
2	ADR2	0		
		1		
3	ADR3	0		
		1		
4	ADR4	0		
		1		
5	ADR5	0		
		1		
6	ADR6	0		
		1		
7	ROM/ RAM	0		Character ROM is accessed and read directly
		1		Character ROM is accessed and read through display RAM

Line Address Table for Display Line ROM

Line	Address	Line	Address
1 line	00HEX (0000)	33 line	300HEX (0768)
2 line	18HEX (0024)	34 line	318HEX (0792)
3 line	30HEX (0048)	35 line	330HEX (0816)
4 line	48HEX (0072)	36 line	348HEX (0840)
5 line	60HEX (0096)	37 line	360HEX (0864)
6 line	78HEX (0120)	38 line	378HEX (0888)
7 line	90HEX (0144)	39 line	390HEX (0912)
8 line	A8HEX (0168)	40 line	3A8HEX (0936)
9 line	C0HEX (0192)	41 line	3C0HEX (0960)
10 line	D8HEX (0216)	42 line	3D8HEX (0984)
11 line	F0HEX (0240)	43 line	3F0HEX (1008)
12 line	108HEX (0264)	44 line	408HEX (1032)
13 line	120HEX (0288)	45 line	420HEX (1056)
14 line	138HEX (0312)	46 line	438HEX (1080)
15 line	150HEX (0336)	47 line	450HEX (1104)
16 line	168HEX (0360)	48 line	468HEX (1128)
17 line	180HEX (0384)	49 line	480HEX (1152)
18 line	198HEX (0408)	50 line	498HEX (1176)
19 line	1B0HEX (0432)	51 line	4B0HEX (1200)
20 line	1C8HEX (0456)	52 line	4C8HEX (1224)
21 line	1E0HEX (0480)	53 line	4E0HEX (1248)
22 line	1F8HEX (0504)	54 line	4F8HEX (1272)
23 line	210HEX (0528)	55 line	510HEX (1296)
24 line	228HEX (0552)	56 line	528HEX (1320)
25 line	240HEX (0576)	57 line	540HEX (1344)
26 line	258HEX (0600)	58 line	558HEX (1368)
27 line	270HEX (0624)	59 line	570HEX (1392)
28 line	288HEX (0648)	60 line	588HEX (1416)
29 line	2A0HEX (0672)	61 line	5A0HEX (1440)
30 line	2B8HEX (0696)	62 line	5B8HEX (1464)
31 line	2D0HEX (0720)	63 line	5D0HEX (1488)
32 line	2E8HEX (0744)	64 line	5E8HEX (1512)

Screen Construction (Sample Display)

Setting of 12-line display using display line ROM (64 lines).

Within line ROM, setting of extended characters is made available through display control RAM.

Display control RAM addresses are automatically allocated to display array from 0 to 175 (AF_{HEX}).

- (thick line) indicates character setting using display control RAM.
- (thin line) indicates character setting using line ROM.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
1	ROM 000 00h	ROM 001 01h	ROM 002 02h	ROM 003 03h	ROM 004 04h	ROM 005 05h	ROM 006 06h	ROM 007 07h	ROM 008 08h	ROM 009 09h	ROM 010 0Ah	ROM 011 0Bh	ROM 012 0Ch	ROM 013 0Dh	ROM 014 0Eh	ROM 015 0Fh	RAM 000 00h	RAM 001 01h	RAM 002 02h	RAM 003 03h	RAM 004 04h	RAM 005 05h	RAM 006 06h	RAM 007 07h
2	RAM 008 08h	RAM 009 09h	RAM 010 0Ah	RAM 011 0Bh	RAM 012 0Ch	RAM 013 0Dh	RAM 014 0Eh	RAM 015 0Fh	RAM 016 10h	RAM 017 11h	RAM 018 12h	RAM 019 13h	RAM 020 14h	RAM 021 15h	RAM 022 16h	RAM 023 17h	RAM 024 18h	RAM 025 19h	RAM 026 1Ah	RAM 027 1Bh	RAM 028 1Ch	RAM 029 1Dh	RAM 030 1Eh	RAM 031 1Fh
3	RAM 032 20h	RAM 033 21h	RAM 034 22h	RAM 035 23h	RAM 036 24h	RAM 037 25h	RAM 038 26h	RAM 039 27h	RAM 040 28h	RAM 041 29h	RAM 042 2Ah	RAM 043 2Bh	RAM 044 2Ch	RAM 045 2Dh	RAM 046 2Eh	RAM 047 2Fh	RAM 048 30h	RAM 049 31h	RAM 050 32h	RAM 051 33h	RAM 052 34h	RAM 053 35h	RAM 054 36h	RAM 055 37h
4	RAM 056 38h	RAM 057 39h	RAM 058 3Ah	RAM 059 3Bh	RAM 060 3Ch	RAM 061 3Dh	RAM 062 3Eh	RAM 063 3Fh	RAM 064 40h	RAM 065 41h	RAM 066 42h	RAM 067 43h	RAM 068 44h	RAM 069 45h	RAM 070 46h	RAM 071 47h	RAM 072 48h	RAM 073 49h	RAM 074 4Ah	RAM 075 4Bh	RAM 076 4Ch	RAM 077 4Dh	RAM 078 4Eh	RAM 079 4Fh
5	RAM 080 50h	RAM 081 51h	RAM 082 52h	RAM 083 53h	RAM 084 54h	RAM 085 55h	RAM 086 56h	RAM 087 57h	RAM 088 58h	RAM 089 59h	RAM 090 5Ah	RAM 091 5Bh	RAM 092 5Ch	RAM 093 5Dh	RAM 094 5Eh	RAM 095 5Fh	RAM 096 60h	RAM 097 61h	RAM 098 62h	RAM 099 63h	RAM 100 64h	RAM 101 65h	RAM 102 66h	RAM 103 67h
6	RAM 104 68h	RAM 105 69h	RAM 106 6Ah	RAM 107 6Bh	RAM 108 6Ch	RAM 109 6Dh	RAM 110 6Eh	RAM 111 6Fh	RAM 112 70h	RAM 113 71h	RAM 114 72h	RAM 115 73h	RAM 116 74h	RAM 117 75h	RAM 118 76h	RAM 119 77h	RAM 120 78h	RAM 121 79h	RAM 122 7Ah	RAM 123 7Bh	RAM 124 7Ch	RAM 125 7Dh	RAM 126 7Eh	RAM 127 7Fh
7	RAM 128 80h	RAM 129 81h	RAM 130 82h	RAM 131 83h	RAM 132 84h	RAM 133 85h	RAM 134 86h	RAM 135 87h	RAM 136 88h	RAM 137 89h	RAM 138 8Ah	RAM 139 8Bh	RAM 140 8Ch	RAM 141 8Dh	RAM 142 8Eh	RAM 143 8Fh	RAM 144 90h	RAM 145 91h	RAM 146 92h	RAM 147 93h	RAM 148 94h	RAM 149 95h	RAM 150 96h	RAM 151 97h
8	RAM 152 98h	RAM 153 99h	RAM 154 9Ah	RAM 155 9Bh	RAM 156 9Ch	RAM 157 9Dh	RAM 158 9Eh	RAM 159 9Fh	RAM 160 A0h	RAM 161 A1h	RAM 162 A2h	RAM 163 A3h	RAM 164 A4h	RAM 165 A5h	RAM 166 A6h	RAM 167 A7h	RAM 168 A8h	RAM 169 A9h	RAM 170 AAh	RAM 171 ABh	RAM 172 ACh	RAM 173 ADh	RAM 174 AEh	RAM 175 AFh
9	RAM 176 B0h	RAM 177 B1h	RAM 178 B2h	RAM 179 B3h	RAM 180 B4h	RAM 181 B5h	RAM 182 B6h	RAM 183 B7h	RAM 184 B8h	RAM 185 B9h	RAM 186 BAh	RAM 187 BBh	RAM 188 BCh	RAM 189 BDh	RAM 190 BEh	RAM 191 BFh	RAM 192 C0h	RAM 193 C1h	RAM 194 C2h	RAM 195 C3h	RAM 196 C4h	RAM 197 C5h	RAM 198 C6h	RAM 199 C7h
10	RAM 200 C8h	RAM 201 C9h	RAM 202 CAh	RAM 203 CBh	RAM 204 CCh	RAM 205 CDh	RAM 206 CEh	RAM 207 CFh	RAM 208 D0h	RAM 209 D1h	RAM 210 D2h	RAM 211 D3h	RAM 212 D4h	RAM 213 D5h	RAM 214 D6h	RAM 215 D7h	RAM 216 D8h	RAM 217 D9h	RAM 218 DAh	RAM 219 DBh	RAM 220 DCh	RAM 221 DDh	RAM 222 DEh	RAM 223 DFh
11	RAM 224 E0h	RAM 225 E1h	RAM 226 E2h	RAM 227 E3h	RAM 228 E4h	RAM 229 E5h	RAM 230 E6h	RAM 231 E7h	RAM 232 E8h	RAM 233 E9h	RAM 234 EAh	RAM 235 EBh	RAM 236 ECh	RAM 237 EDh	RAM 238 EEh	RAM 239 EFh	RAM 240 F0h	RAM 241 F1h	RAM 242 F2h	RAM 243 F3h	RAM 244 F4h	RAM 245 F5h	RAM 246 F6h	RAM 247 F7h
12	RAM 248 F8h	RAM 249 F9h	RAM 250 FAh	RAM 251 FBh	RAM 252 FCh	RAM 253 FDh	RAM 254 FEh	RAM 255 Fh	RAM 256 100h	RAM 257 101h	RAM 258 102h	RAM 259 103h	RAM 260 104h	RAM 261 105h	RAM 262 106h	RAM 263 107h	RAM 264 108h	RAM 265 109h	RAM 266 10Ah	RAM 267 10Bh	RAM 268 10Ch	RAM 269 10Dh	RAM 270 10Eh	RAM 271 10Fh

Input Timing of External Control Data

Input format is set at 16-bit, serial input for address and data input.

Address and Data Serial Input

① Address Input with 16-bit Construction


Lower 8 bits are reserved for address assignments while the upper 8 bits are fixed to "0".

② Data Input with 16-bit Construction


- Lower 8 bits having addresses 000_{HEX} through 0AF_{HEX} are reserved for data assignments while the upper 8 bits are fixed to "0".
- Lower 11 bits having addresses 0B0_{HEX} through 0BB_{HEX} are reserved for data assignments while the upper 5 bits are fixed to "0".
- Lower 12 bits having addresses 0BC_{HEX} through 0BF_{HEX} are reserved for data assignments while the upper 4 bits are fixed to "0".

③ Data Input Format

After the onset of CS, the first 16 bits are processed as address information, and thereafter information is processed as data in 16-bit units. Addresses are automatically allocated in 16-bit increments.



Composite Video Signal Output Level (Internal generation level: synchronization chip level = 0.8 V)



Output Level	Output Voltage (V _{DC})
Character level	2.650
Background color "H" level	2.075
Burst "L" level	1.700
Background color "L" level	1.500
Trimming level	1.500
Pedestal level	1.375
Burst "L" level	1.050
Synchronization chip level	0.800

V_{DD2} = 5.000V_{DC}

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1999. Specifications and information herein are subject to change without notice.