

## Overview

The LC75817NE and LC75817NW are $1 / 8$ to $1 / 10$ duty dot matrix LCD display controllers/drivers that support the display of characters, numbers, and symbols. In addition to generating dot matrix LCD drive signals based on data transferred serially from a microcontroller, the LC75817NE and LC75817NW also provide on-chip character display ROM and RAM to allow display systems to be implemented easily. These products also provide up to 4 general-purpose output ports and incorporate a key scan circuit that accepts input from up to 30 keys to reduce printed circuit board wiring.

## Features

- Key input function for up to 30 keys (A key scan is performed only when a key is pressed.)
- Controls and drives a $5 \times 7,5 \times 8$, or $5 \times 9$ dot matrix LCD.
- Supports accessory display segment drive (up to 60 segments)
- Display technique: $1 / 8$ duty $1 / 4$ bias drive ( $5 \times 7$ dots) $1 / 9$ duty $1 / 4$ bias drive ( $5 \times 8$ dots) $1 / 10$ duty $1 / 4$ bias drive ( $5 \times 9$ dots)
- Display digits: 12 digits $\times 1$ line $(5 \times 7$ dots, $5 \times 8$ dots $)$ 11 digits $\times 1$ line ( $5 \times 9$ dots)
- Display control memory

CGROM: 240 characters ( $5 \times 7,5 \times 8$, or $5 \times 9$ dots)
CGRAM: 16 characters ( $5 \times 7,5 \times 8$, or $5 \times 9$ dots)
ADRAM: $12 \times 5$ bits
DCRAM: $48 \times 8$ bits

- Instruction function

Display on/off control
Display shift function

- Sleep mode can be used to reduce current drain.
- Built-in display contrast adjustment circuit
- Up to 4 general-purpose output ports are included.
- Serial data I/O supports CCB format communication with the system controller.
- Independent LCD driver block power supply VLCD
- A voltage detection type reset circuit is provided to initialize the IC and prevent incorrect display.
- The $\overline{\mathrm{INH}}$ pin is provided. This pin turns off the display, disables key scanning, and forces the general-purpose output ports to the low level.
- RC oscillator circuit
- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.


#### Abstract

$\square$ Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.


## Package Dimensions

unit: mm
3151-QFP100E

unit: mm
3181B-SQFP100


Pin Assignments (Top View)



Specifications
Absolute Maximum Ratings at $\mathbf{T a}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Maximum supply voltage | $\mathrm{V}_{\mathrm{DD}}$ max | $V_{D D}$ | -0.3 to +7.0 | V |
|  | $V_{\text {LCD }}$ max | V LCD | -0.3 to +11.0 |  |
| Input voltage | $\mathrm{V}_{\text {IN }} 1$ | CE, CL, DI, $\overline{\text { NH }}$ | -0.3 to +7.0 | V |
|  | $\mathrm{V}_{\mathrm{IN}} 2$ | OSCI, KI1 to KI5, TEST | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |
|  | $\mathrm{V}_{\text {IN }} 3$ | V LCD1, $\mathrm{V}_{\text {LCD }}$ 2, $\mathrm{V}_{\text {LCD }} 3, \mathrm{~V}_{\text {LCD }} 4$ | -0.3 to $\mathrm{V}_{\mathrm{LCD}}+0.3$ |  |
| Output voltage | $\mathrm{V}_{\text {OUT }} 1$ | DO | -0.3 to +7.0 | V |
|  | $\mathrm{V}_{\text {OUT }}{ }^{2}$ | OSCO, KS1 to KS6, P1 to P4 | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |
|  | Vout3 | VLCD0, S1 to S60, COM1 to COM10 | -0.3 to $\mathrm{V}_{\text {LCD }}+0.3$ |  |
| Output current | lout 1 | S1 to S60 | 300 | $\mu \mathrm{A}$ |
|  | lout ${ }^{2}$ | COM1 to COM10 | 3 | mA |
|  | lout3 | KS1 to KS6 | 1 |  |
|  | lout4 | P1 to P4 | 5 |  |
| Allowable power dissipation | Pd max | $\mathrm{Ta}=85^{\circ} \mathrm{C}$ | 200 | mW |
| Operating temperature | Topr |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

Allowable Operating Ranges at $\mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Supply voltage | $V_{D D}$ | $V_{D D}$ | 4.5 |  | 6.0 | V |
|  | $V_{\text {LCD }}$ | $\mathrm{V}_{\mathrm{LCD}}$ : When the display contrast adjustment circuit is used. | 7.0 |  | 10.0 |  |
|  |  | $\mathrm{V}_{\mathrm{LCD}}$ : When the display contrast adjustment circuit is not used. | 4.5 |  | 10.0 |  |
| Output voltage | $\mathrm{V}_{\text {LCD }} 0$ | $\mathrm{V}_{\text {LCD }} 0$ | $\mathrm{V}_{\mathrm{LCD}} 4+4.5$ |  | $\mathrm{V}_{\text {LCD }}$ | V |
| Input voltage | $\mathrm{V}_{\text {LCD }} 1$ | $\mathrm{V}_{\text {LCD }} 1$ |  | $3 / 4\left(V_{\text {LCD }} 0-V_{\text {LCD }} 4\right)$ | $\mathrm{V}_{\text {LCD }} 0$ | V |
|  | $\mathrm{V}_{\mathrm{LCD}}{ }^{2}$ | $\mathrm{V}_{\text {LCD }}{ }^{2}$ |  | $2 / 4$ (VLCDO-V ${ }_{\text {LCD }} 4$ ) | $\mathrm{V}_{\mathrm{LCD}} 0$ |  |
|  | $\mathrm{V}_{\mathrm{LCD}} 3$ | $\mathrm{V}_{\text {LCD }}{ }^{3}$ |  | 1/4 ( $\mathrm{V}_{\text {LCD }} 0 \mathrm{~V}_{\text {LCD }} 4$ ) | $\mathrm{V}_{\mathrm{LCD}} 0$ |  |
|  | $\mathrm{V}_{\text {LCD }} 4$ | $\mathrm{V}_{\text {LCD }} 4$ | 0 |  | 1.5 |  |
| Input high level voltage | $\mathrm{V}_{\mathrm{H} 1}$ | CE, CL, DI, $\overline{\mathrm{INH}}$ | 0.8 V DD |  | 6.0 | V |
|  | $\mathrm{V}_{\mathrm{HH}^{2}}$ | OSCI | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ |  |
|  | $\mathrm{V}_{\mathrm{IH}^{3}}$ | KI1 to KI5 | $0.6 \mathrm{~V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ |  |
| Input low level voltage | $\mathrm{V}_{\text {IL }} 1$ | CE, CL, DI, $\overline{\mathrm{NHH}}, \mathrm{KI} 1$ to KI5 | 0 |  | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
|  | $\mathrm{V}_{\mathrm{IL}}{ }^{2}$ | OSCI | 0 |  | $0.3 \mathrm{~V}_{\mathrm{DD}}$ |  |
| Recommended external resistance | Rosc | OSCI, OSCO |  | 33 |  | $\mathrm{k} \Omega$ |
| Recommended external capacitance | Cosc | OSCI, OSCO |  | 220 |  | pF |
| Guaranteed oscillation range | fosc | OSC | 150 | 300 | 600 | kHz |
| Data setup time | $\mathrm{t}_{\mathrm{ds}}$ | CL, DI: Figure 2 | 160 |  |  | ns |
| Data hold time | $\mathrm{t}_{\text {dh }}$ | CL, DI: Figure 2 | 160 |  |  | ns |
| CE wait time | $\mathrm{t}_{\mathrm{cp}}$ | CE, CL: Figure 2 | 160 |  |  | ns |
| CE setup time | $\mathrm{t}_{\mathrm{cs}}$ | CE, CL: Figure 2 | 160 |  |  | ns |
| CE hold time | $\mathrm{t}_{\mathrm{ch}}$ | CE, CL: Figure 2 | 160 |  |  | ns |
| High level clock pulse width | tøH | CL: Figure 2 | 160 |  |  | ns |
| Low level clock pulse width | tøL | CL: Figure 2 | 160 |  |  | ns |
| DO output delay time | $\mathrm{t}_{\mathrm{dc}}$ | DO, $\mathrm{R}_{\mathrm{PU}}=4.7 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} * 1$ : Figure 2 |  |  | 1.5 | $\mu \mathrm{s}$ |
| DO rise time | $\mathrm{t}_{\mathrm{dr}}$ | $\mathrm{DO}, \mathrm{R}_{\mathrm{PU}}=4.7 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} * 1$ : Figure 2 |  |  | 1.5 | $\mu \mathrm{s}$ |

[^0]Electrical Characteristics for the Allowable Operating Ranges

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Hysteresis | $\mathrm{V}_{\mathrm{H}}$ | CE, CL, DI, $\overline{\mathrm{INH}}, \mathrm{KI1}$ to KI5 |  | $0.1 \mathrm{~V}_{\mathrm{DD}}$ |  | V |
| Power-down detection voltage | $\mathrm{V}_{\text {DET }}$ |  | 2.5 | 3.0 | 3.5 | V |
| Input high level current | $\mathrm{IIH}^{\text {H }}$ | CE, CL, DI, $\overline{\text { INH, }}$, OSCI: $\mathrm{V}_{1}=6.0 \mathrm{~V}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| Input low level current | 1 IL | CE, CL, DI, $\overline{\mathrm{INH}}, \mathrm{OSCI}: \mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ | -5.0 |  |  | $\mu \mathrm{A}$ |
| Input floating voltage | $\mathrm{V}_{\text {IF }}$ | KI1 to KI5 |  |  | $0.05 \mathrm{~V}_{\mathrm{DD}}$ | V |
| Pull-down resistance | $\mathrm{R}_{\mathrm{PD}}$ | KI1 to KI5: $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 50 | 100 | 250 | $\mathrm{k} \Omega$ |
| Output off leakage current | loffh | DO: $\mathrm{V}_{\mathrm{O}}=6.0 \mathrm{~V}$ |  |  | 6.0 | $\mu \mathrm{A}$ |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{1}$ | S1 to S60: $\mathrm{I}_{\mathrm{O}}=-20 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {LCD }} 0-0.6$ |  |  | V |
|  | $\mathrm{V}_{\mathrm{OH}}{ }^{2}$ | COM1 to COM10: $\mathrm{I}_{0}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {LCD }} 0-0.6$ |  |  |  |
|  | $\mathrm{V}_{\mathrm{OH}}{ }^{\text {l }}$ | KS1 to KS6: $\mathrm{I}_{\mathrm{O}}=-500 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{DD}}-1.0$ | $V_{D D}-0.5$ | $V_{D D}-0.2$ |  |
|  | $\mathrm{V}_{\mathrm{OH}} 4$ | P1 to P4: $\mathrm{I}_{\mathrm{O}}=-1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-1.0$ |  |  |  |
|  | $\mathrm{V}_{\mathrm{OH}} 5$ | OSCO: $\mathrm{I}_{0}=-500 \mu \mathrm{~A}$ | $V_{D D}-1.0$ |  |  |  |
| Output low level voltage | $\mathrm{V}_{\text {OL }} 1$ | S1 to S60: $\mathrm{I}_{0}=20 \mu \mathrm{~A}$ |  |  | $\mathrm{V}_{\text {LCD }}{ }^{4}+0.6$ | V |
|  | $\mathrm{V}_{\mathrm{OL}}{ }^{2}$ | COM1 to COM10: $\mathrm{I}_{0}=100 \mu \mathrm{~A}$ |  |  | $\mathrm{V}_{\text {LCD }} 4+0.6$ |  |
|  | $\mathrm{V}_{\text {OL }} 3$ | KS1 to KS6: $\mathrm{I}_{0}=25 \mu \mathrm{~A}$ | 0.2 | 0.5 | 1.5 |  |
|  | $\mathrm{V}_{\text {OL }} 4$ | P1 to P4: $\mathrm{I}_{0}=1 \mathrm{~mA}$ |  |  | 1.0 |  |
|  | $\mathrm{V}_{\text {OL }} 5$ | OSCO: $\mathrm{I}_{0}=500 \mu \mathrm{~A}$ |  |  | 1.0 |  |
|  | $\mathrm{V}_{\text {OL }} 6$ | DO: $\mathrm{I}_{0}=1 \mathrm{~mA}$ |  | 0.1 | 0.5 |  |
| Output middle level voltage*2 | $\mathrm{V}_{\text {MID }} 1$ | S1 to S60: $\mathrm{I}_{0}= \pm 20 \mu \mathrm{~A}$ | $24 \mathrm{NCOO}-\mathrm{V}$ coct -0.6 |  |  | V |
|  | $\mathrm{V}_{\text {MID }}{ }^{2}$ | COM1 to COM10: $\mathrm{I}_{0}= \pm 100 \mu \mathrm{~A}$ |  |  | $34 \mathrm{~V} \mathbf{1 0 0}-\mathrm{V}_{\text {coco }}+1.06$ |  |
|  | $\mathrm{V}_{\text {MID }}$ | COM1 to COM10: $\mathrm{I}_{\mathrm{O}}= \pm 100 \mu \mathrm{~A}$ |  |  | $14 \mathrm{~N} \mathrm{COOO} \mathrm{V}_{\text {coct }}+0.6$ |  |
| Oscillator frequency | fosc | OSCI, OSCO: $\mathrm{R}_{\text {OSC }}=33 \mathrm{k} \Omega, \mathrm{C}_{\text {OSC }}=220 \mathrm{pF}$ | 210 | 300 | 390 | kHz |
| Current drain | IDD 1 | $V_{D D}$ : sleep mode |  |  | 100 | $\mu \mathrm{A}$ |
|  | $\mathrm{IDD}^{2}$ | $\mathrm{V}_{\mathrm{DD}}: \mathrm{V}_{\mathrm{DD}}=6.0 \mathrm{~V}$, output open, $\mathrm{f}_{\mathrm{OSC}}=300 \mathrm{kHz}$ |  | 500 | 1000 |  |
|  | lıCD 1 | $V_{\text {LCD }}$ : sleep mode |  |  | 5 |  |
|  | $l_{L C D}{ }^{2}$ | $\mathrm{V}_{\text {LCD }}: \mathrm{V}_{\text {LCD }}=10.0 \mathrm{~V}$, output open, f OSC $=300 \mathrm{kHz}$ When the display contrast adjustment circuit is used. |  | 450 | 900 |  |
|  | ILCD3 | $\mathrm{V}_{\text {LCD }}: \mathrm{V}_{\text {LCD }}=10.0 \mathrm{~V}$, output open, f OSC $=300 \mathrm{kHz}$ <br> When the display contrast adjustment circuit is not used. |  | 200 | 400 |  |

Note: *2. Excluding the bias voltage generation divider resistor built into the $\mathrm{V}_{\mathrm{LCD}} 0, \mathrm{~V}_{\mathrm{LCD}} 1, \mathrm{~V}_{\mathrm{LCD}} 2, \mathrm{~V}_{\mathrm{LCD}} 3$, and $\mathrm{V}_{\mathrm{LCD}} 4$. (See Figure 1.)


Figure 1

- When CL is stopped at the low level

- When CL is stopped at the high level

CE


Figure 2

## Block Diagram



Pin Functions

| Pin | Pin No. |  | Function | Active | I/O | Handling when unused |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LC75817NE | LC75817NW |  |  |  |  |
| $\begin{aligned} & \text { S1 to S59 } \\ & \text { S60/COM10 } \end{aligned}$ | $\begin{gathered} 3 \text { to } 61 \\ 62 \end{gathered}$ | $\begin{gathered} 1 \text { to } 59 \\ 60 \end{gathered}$ | Segment driver outputs. <br> The S60/COM10 pin can be used as common driver output under the "set display technique" instruction. | - | O | OPEN |
| COM1 to COM9 | 71 to 63 | 69 to 61 | Common driver outputs. | - | 0 | OPEN |
| KS1 to KS6 | 72 to 77 | 70 to 75 | Key scan outputs. Although normal key scan timing lines require diodes to be inserted in the timing lines to prevent shorts, since these outputs are unbalanced CMOS transistor outputs, these outputs will not be damaged by shorting when these outputs are used to form a key matrix. | - | O | OPEN |
| KI1 to KI5 | 78 to 82 | 76 to 80 | Key scan inputs. <br> These pins have built-in pull-down resistors. | H | 1 | GND |
| P1 to P4 | 83 to 86 | 81 to 84 | General-purpose output ports | - | 0 | OPEN |
| OSCI | 97 | 95 | Oscillator connections. An oscillator circuit is formed by connecting an external resistor and capacitor at these pins. | - | 1 | GND |
| OSCO | 96 | 94 |  | - | O | OPEN |
| CE | 100 | 98 | Serial data interface connections to the controller. Note that DO, being an open-drain output, requires a pull-up resistor. <br> CE : Chip enable <br> CL : Synchronization clock <br> DI : Transfer data <br> DO: Output data | H | 1 | GND |
| CL | 1 | 99 |  | $\uparrow$ | 1 |  |
| DI | 2 | 100 |  | - | 1 |  |
| DO | 99 | 97 |  | - | 0 | OPEN |
| $\overline{\mathrm{INH}}$ | 98 | 96 | Input that turns the display off, disables key scanning, and forces the general-purpose output ports low. <br> - When INH is low $\left(\mathrm{V}_{\mathrm{SS}}\right)$ : <br> - Display off $\begin{aligned} & \mathrm{S} 1 \text { to } 559=" \mathrm{~L} "\left(\mathrm{~V}_{\mathrm{LCD}} 4\right) . \\ & \mathrm{S} 60 / \mathrm{COM} 10=\text { "L" }\left(V_{\mathrm{LCD}} 4\right) . \\ & \text { COM1 to COM9 }=\text { " } \mathrm{L} "\left(V_{\mathrm{LCD}} 4\right) . \end{aligned}$ <br> - General-purpose output ports P1 to P4 = low (V $\mathrm{V}_{\mathrm{SS}}$ ) <br> - Key scanning disabled: KS1 to KS6 = low (VSS) <br> - All the key data is reset to low. <br> - When INH is high ( $\mathrm{V}_{\mathrm{DD}}$ ): <br> - Display on <br> - The state of the general-purpose output ports can be set by executing a "Set general-purpose output port state" instruction. <br> - Key scanning is enabled. <br> However, serial data can be transferred when the $\overline{\mathrm{INH}} \mathrm{pin}$ is low. | L | 1 | $V_{D D}$ |
| TEST | 95 | 93 | This pin must be connected to ground. | - | 1 | - |
| $\mathrm{V}_{\text {LCD }} 0$ | 89 | 87 | LCD drive $4 / 4$ bias voltage (high level) supply pin. The level on this pin can be changed by the display contrast adjustment circuit. However, ( $\left.\mathrm{V}_{\mathrm{LCD}} 0-\mathrm{V}_{\mathrm{LCD}} 4\right)$ must be greater than or equal to 4.5 V. Also, external power must not be applied to this pin since the pin circuit includes the display contrast adjustment circuit. | - | 0 | OPEN |
| $\mathrm{V}_{\text {LCD }} 1$ | 90 | 88 | LCD drive $3 / 4$ bias voltage (middle level) supply pin. This pin can be used to supply the $3 / 4\left(\mathrm{~V}_{\mathrm{LCD}} 0-\mathrm{V}_{\mathrm{LCD}} 4\right)$ voltage level externally. | - | 1 | OPEN |
| $\mathrm{V}_{\text {LCD }}$ 2 | 91 | 89 | LCD drive $2 / 4$ bias voltage (middle level) supply pin. This pin can be used to supply the $2 / 4\left(\mathrm{~V}_{\mathrm{LCD}} 0-\mathrm{V}_{\mathrm{LCD}} 4\right)$ voltage level externally. | - | 1 | OPEN |
| $\mathrm{V}_{\text {LCD }} 3$ | 92 | 90 | LCD drive $1 / 4$ bias voltage (middle level) supply pin. This pin can be used to supply the $1 / 4\left(V_{\text {LCD }} 0-V_{\text {LCD }} 4\right)$ voltage level externally. | - | I | OPEN |
| $\mathrm{V}_{\text {LCD }} 4$ | 93 | 91 | LCD drive $0 / 4$ bias voltage (low level) supply pin. Fine adjustment of the display contrast can be implemented by connecting an external variable resistor to this pin. However, ( $\mathrm{V}_{\mathrm{LCD}} 0-\mathrm{V}_{\mathrm{LCD}} 4$ ) must be greater than or equal to 4.5 V , and VLCD4 must be in the range 0 V to 1.5 V , inclusive. | - | 1 | GND |
| $V_{\text {DD }}$ | 87 | 85 | Logic block power supply connection. Provide a voltage of between 4.5 and 6.0 V . | - | - | - |
| V LCD | 88 | 86 | LCD driver block power supply connection. Provide a voltage of between 7.0 and 10.0 V when the display contrast adjustment circuit is used and provide a voltage of between 4.5 and 10.0 V when the circuit is not used. | - | - | - |
| $\mathrm{V}_{S S}$ | 94 | 92 | Power supply connection. Connect to ground. | - | - | - |

## Block Functions

- AC (address counter)

AC is a counter that provides the addresses used for DCRAM and ADRAM.
The address is automatically modified internally, and the LCD display state is retained.

- DCRAM (data control RAM)

DCRAM is RAM that is used to store display data expressed as 8 -bit character codes. (These character codes are converted to $5 \times 7,5 \times 8$, or $5 \times 9$ dot matrix character patterns using CGROM or CGRAM.) DCRAM has a capacity of $48 \times 8$ bits, and can hold 48 characters. The table below lists the correspondence between the 6-bit DCRAM address loaded into AC and the display position on the LCD panel.

- When the DCRAM address loaded into AC is $00_{\mathrm{H}}$.

| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address (hexadecimal) | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | $0 A$ | $0 B$ |

However, when the display shift is performed by specifying MDATA, the DCRAM address shifts as shown below.

| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address (hexadecimal) | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | $0 A$ | $0 B$ | $0 C$ |


| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address (hexadecimal) | 2 F | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 04 |
| (Shift right) |  |  |  |  |  |  |  |  |  |  |  |  |

Note: *3. The DCRAM address is expressed in hexadecimal.

| Least significant bit $\downarrow$ LSB |  |  |  |  | Most significant b MSB |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address | DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |

Example: When the DCRAM address is $2 \mathrm{E}_{\mathrm{H}}$.

| DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 0 | 1 |


| Note: *4. | $5 \times 7$ dots $\ldots$ 12-digit display |
| ---: | :--- |
| $5 \times 8$ dots. .12 -digit display | $5 \times 8$ dots |
| $5 \times 9$ dots.. .12 -digit display | $4 \times 9$ dots |

- ADRAM (Additional data RAM)

ADRAM is RAM that is used to store the ADATA display data. ADRAM has a capacity of $12 \times 5$ bits, and the stored display data is displayed directly without the use of CGROM or CGRAM. The table below lists the correspondence between the 4-bit ADRAM address loaded into AC and the display position on the LCD panel.

- When the ADRAM address loaded into AC is $0_{\mathrm{H}}$ (Number of digit displayed: 12)

| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADRAM address (hexadecimal) | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B |

However, when the display shift is performed by specifying ADATA, the ADRAM address shifts as shown below.

| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADRAM address (hexadecimal) | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | 0 |


| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADRAM address (hexadecimal) | B | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A |
| (Shift right) |  |  |  |  |  |  |  |  |  |  |  |  |

Note: *5. The ADRAM address is expressed in hexadecimal.


Example: When the ADRAM address is $\mathrm{A}_{\mathrm{H}}$

| RA0 | RA1 | RA2 | RA3 |
| :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 |


| Note: *6. | $5 \times 7$ dots ... 12-digit display | 5 dots |
| :---: | :---: | :---: |
|  | $5 \times 8$ dots ... 12-digit display | 5 dots |
|  | $5 \times 9$ dots ... 12-digit display | 4 dots |

- CGROM (Character generator ROM)

CGROM is ROM that is used to generate the 240 kinds of $5 \times 7,5 \times 8$, or $5 \times 9$ dot matrix character patterns from the 8 -bit character codes. CGROM has a capacity of $240 \times 45$ bits. When a character code is written to DCRAM, the character pattern stored in CGROM corresponding to the character code is displayed at the position on the LCD corresponding to the DCRAM address loaded into AC.

- CGRAM (Character generator RAM)

CGRAM is RAM to which user programs can freely write arbitrary character patterns. Up to 16 kinds of $5 \times 7,5 \times 8$, or $5 \times 9$ dot matrix character patterns can be stored. CGRAM has a capacity of $16 \times 45$ bits.

## Serial Data Input

- When CL is stopped at the low level

- When CL is stopped at the high level

- B0 to B3, A0 to A3: CCB address 42 H
- D0 to D63: Instruction data

The data is acquired on the rising edge of the CL signal and latched on the falling edge of the CE signal. When transferring instruction data from the microcontroller, applications must assure that the time from the transfer of one set of instruction data until the next instruction data transfer is significantly longer than the instruction execution time.
Instruction Table

Notes: *7. The data format differs when the "DCRAM data write" instruction is executed in the increment mode (IM = 1).
*8. The data format differs when the "ADRAM data write" instruction is executed in the increment mode (IM = 1).
*9. The execution times listed here apply Example: When fosc $=210 \mathrm{kHz}$
$27 \mu \mathrm{~s} \times \frac{300}{210}=39 \mu \mathrm{~s}$
*10.When the sleep mode $(S P=1)$ is set, the execution time is $27 \mu \mathrm{~s}$ ( $w$ when $\mathrm{f}_{\mathrm{osc}}=300 \mathrm{kHz}$ ).

## Detailed Instruction Descriptions

- Set display technique ... <Sets the display technique>

| Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| DT1 | DT2 | X | X | 0 | 0 | 0 | 1 |

X: don't care

DT1, DT2: Sets the display technique

| DT1 | DT2 | Display technique | Output pins |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM9 | S60/COM10 |
| 0 | 0 | $1 / 8$ duty, $1 / 4$ bias drive | Fixed at the $\mathrm{V}_{\text {LCD }} 4$ level | S60 |
| 1 | 0 | $1 / 9$ duty, $1 / 4$ bias drive | COM9 | S60 |
| 0 | 1 | $1 / 10$ duty, $1 / 4$ bias drive | COM9 | COM10 |

- Display on/off control ... <Turns the display on or off>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D40 | D41 | D42 | D43 | D44 | D45 | D46 | D47 | D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| DG1 | DG2 | DG3 | DG4 | DG5 | DG6 | DG7 | DG8 | DG9 | DG10 | DG11 | DG12 | X | X | X | X | M | A | SC | SP | 0 | 0 | 1 | 0 |

$\mathrm{M}, \mathrm{A}$ : Specifies the data to be turned on or off

| M | A | Display operating state |
| :---: | :---: | :--- |
| 0 | 0 | Both MDATA and ADATA are turned off (The display is forcibly turned off regardless of the DG1 to DG12 data.) |
| 0 | 1 | Only ADATA is turned on (The ADATA of display digits specified by the DG1 to DG12 data are turned on.) |
| 1 | 0 | Only MDATA is turned on (The MDATA of display digits specified by the DG1 to DG12 data are turned on.) |
| 1 | 1 | Both MDATA and ADATA are turned on (The MDATA and ADATA of display digits specified by the DG1 to DG12 data are turned on.) |

Note: *12. MDATA, ADATA
$5 \times 7$ dot matrix display $\quad 5 \times 8$ dot matrix display $\quad 5 \times 9$ dot matrix display

$$
00000 \cdots \cdot \text { adata }
$$

00000 .... ADATA
00000 .... ADATA

... MDATA


DG1 to DG12: Specifies the display digit

| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Display digit data | DG1 | DG2 | DG3 | DG4 | DG5 | DG6 | DG7 | DG8 | DG9 | DG10 | DG11 | DG12 |

[^1]SC: Controls the common and segment output pins

| SC | Common and segment output pin states |
| :---: | :--- |
| 0 | Output of LCD drive waveforms |
| 1 | Fixed at the $\mathrm{V}_{\text {LCD }} 4$ level (all segments off) |

Note: *13. When SC is 1 , the S 1 to S 60 and COM1 to COM10 output pins are set to the $\mathrm{V}_{\mathrm{LCD}} 4$ level, regardless of the M, A, and DG1 to DG12 data.

SP: Controls the normal mode and sleep mode

| SP | Mode |
| :---: | :--- |
| 0 | Normal mode |
| 1 | Sleep mode <br> The common and segment pins go to the V $V_{\text {LCD4 }}$ level and the oscillator on the OSCI, OSCO pins is stopped (although it operates during key <br> scan operations) to reduce current drain. Although the "display on/off control", "set display contrast", "set key scan output state", and "set <br> general-purpose output port state" instructions can be executed in this mode, applications must return the IC to normal mode to execute any of <br> the other instruction settings. |

- Display shift ... <Shifts the display>

| Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| M | A | R/L | X | 0 | 0 | 1 | 1 |

M, A: Specifies the data to be shifted

| M | A | Shift operating state |
| :---: | :---: | :--- |
| 0 | 0 | Neither MDATA nor ADATA is shifted |
| 0 | 1 | Only ADATA is shifted |
| 1 | 0 | Only MDATA is shifted |
| 1 | 1 | Both MDATA and ADATA are shifted |

R/L: Specifies the shift direction

| R/L | Shift direction |
| :---: | :---: |
| 0 | Shift left |
| 1 | Shift right |

- Set AC address... <Specifies the DCRAM and ADRAM address for AC>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| DA0 | DA1 | DA2 | DA3 | DA4 | DA5 | X | X | RAO | RA1 | RA2 | RA3 | 0 | 1 | 0 | 0 |

## DA0 to DA5: DCRAM address

| DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LSB <br> $\uparrow$ |  |  |  |  |  |

Least significant bit
Most significant bit
RA0 to RA3: ADRAM address

| RA0 | RA1 | RA2 | RA3 |
| :---: | :---: | :---: | :---: |
| LSB <br> $\uparrow$ |  |  |  |

Least significant bit Most significant bit
This instruction loads the 6-bit DCRAM address DA0 to DA5 and the 4-bit ADRAM address RA0 to RA3 into the AC.

- DCRAM data write ... <Specifies the DCRAM address and stores data at that address>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D40 | D41 | D42 | D43 | D44 | D45 | D46 | D47 | D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 | DA0 | DA1 | DA2 | DA3 | DA4 | DA5 | X | X | IM | X | X | X | 0 | 1 | 0 | 1 |

DA0 to DA5: DCRAM address

| DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LSB <br> $\uparrow$ <br> Least significant bit | MSB <br> $\uparrow$ <br> Most significant bit |  |  |  |  |

AC 0 to AC 7 : DCRAM data (character code)

| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LSB MSB |  |  |  |  |  |  |  |
| $\uparrow$ |  |  |  |  |  |  | $\uparrow$ |
| st significant bit |  |  |  |  |  |  | signific |

This instruction writes the 8 bits of data AC0 to AC7 to DCRAM. This data is a character code, and is converted to a $5 \times 7,5 \times 8$, or $5 \times 9$ dot matrix display data using CGROM or CGRAM.

IM: Sets the method of writing data to DCRAM

| IM | DCRAM data write method |
| :---: | :--- |
| 0 | Normal DCRAM data write (Specifies the DCRAM address and writes the DCRAM data.) |
| 1 | Increment mode DCRAM data write (Increments the DCRAM address by +1 each time data is written to DCRAM.) |

Notes: *14.
DCRAM data write method when $\mathrm{IM}=0$


DCRAM data write method when $\mathrm{IM}=1$ (Instructions other than the "DCRAM data write" instruction cannot be executed.)


Data format at (1) (24 bits)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D40 | D41 | D42 | D43 | D44 | D45 | D46 | D47 | D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 | DA0 | DA1 | DA2 | DA3 | DA4 | DA5 | X | X | IM | X | X | X | 0 | 1 | 0 | 1 |

Data format at (2) (8 bits)

| Code |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 |

Data format at (3) (16 bits)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 | 0 | X | X | X | 0 | 1 | 0 | 1 |

- ADRAM data write ... <Specifies the ADRAM address and stores data at that address>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D40 | D41 | D42 | D43 | D44 | D45 | D46 | D47 | D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| AD1 | AD2 | AD3 | AD4 | AD5 | X | X | X | RA0 | RA1 | RA2 | RA3 | X | X | X | X | IM | X | X | X | 0 | 1 | 1 | 0 |

## RA0 to RA3: ADRAM address

| RA0 | RA1 | RA2 | RA3 |
| :---: | :---: | :---: | :---: |
| LSB |  |  | MSB |
| Least significant bit |  | Most significant bit |  |

AD1 to AD5: ADATA display data
In addition to the $5 \times 7,5 \times 8$, or $5 \times 9$ dot matrix display data (MDATA), this IC supports direct display of the five accessory display segments provided in each digit as ADATA. This display function does not use CGROM or CGRAM. The figure below shows the correspondence between the data and the display. When $\mathrm{ADn}=1$ (where n is an integer between 1 and 5) the segment corresponding to that data will be turned on.


| ADATA | Corresponding output pin |
| :---: | :--- |
| AD1 | $\mathrm{S} 5 \mathrm{~m}+1$ ( m is an integer between 0 and 11) |
| AD2 | $\mathrm{S} 5 \mathrm{~m}+2$ |
| AD3 | $\mathrm{S} 5 \mathrm{~m}+3$ |
| AD4 | $\mathrm{S} 5 \mathrm{~m}+4$ |
| AD5 | $\mathrm{S} 5 \mathrm{~m}+5$ |

IM: Sets the method of writing data to ADRAM

| IM | ADRAM data write method |
| :---: | :--- |
| 0 | Normal ADRAM data write (Specifies the ADRAM address and writes the ADRAM data.) |
| 1 | Increment mode ADRAM data write (Increments the ADRAM address by +1 each time data is written to ADRAM.) |

Notes: *15.
. ADRAM data write method when $\mathrm{IM}=0$


- ADRAM data write method when $\mathrm{IM}=1$ (Instructions other than the "ADRAM data write" instruction cannot be excuted.)


Data format at (4) (24 bits)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D40 | D41 | D42 | D43 | D44 | D45 | D46 | D47 | D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| AD1 | AD2 | AD3 | AD4 | AD5 | X | X | X | RA0 | RA1 | RA2 | RA3 | X | X | X | X | IM | X | X | X | 0 | 1 | 1 | 0 |

Data format at (5) (8 bits)

| Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| AD1 | AD2 | AD3 | AD4 | AD5 | X | X | X |

Data format at (6) (16 bits)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| AD1 | AD2 | AD3 | AD4 | AD5 | X | X | X | 0 | X | X | X | 0 | 1 | 1 | 0 |

- CGRAM data write ... <Specifies the CGRAM address and stores data at that address>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 |
| D15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CD1 | CD2 | CD3 | CD4 | CD5 | CD6 | CD7 | CD8 | CD9 | CD10 | CD11 | CD12 | CD13 | CD14 | CD15 | CD16 (


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D16 | D17 | D18 | D19 | D20 | D21 | D22 | D23 | D24 | D25 | D26 | D27 | D28 | D29 | D30 | D31 |
| CD17 | CD18 | CD19 | CD20 | CD21 | CD22 | CD23 | CD24 | CD25 | CD26 | CD27 | CD28 | CD29 | CD30 | CD31 | CD32 |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D32 | D33 | D34 | D35 | D36 | D37 | D38 | D39 | D40 | D41 | D42 | D43 | D44 | D45 | D46 | D47 |
| CD33 | CD34 | CD35 | CD36 | CD37 | CD38 | CD39 | CD40 | CD41 | CD42 | CD43 | CD44 | CD45 | X | X | X |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| CA0 | CA1 | CA2 | CA3 | CA4 | CA5 | CA6 | CA7 | X | X | X | X | 0 | 1 | 1 | 1 |

X: don't care
CA0 to CA7: CGRAM address

| CA0 | CA1 | CA2 | CA3 | CA4 | CA5 | CA6 | CA7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LSB <br> $\uparrow$ <br> Least significant bit |  |  |  |  |  |  |  | Most significant bit

CD1 to CD45: CGRAM data ( $5 \times 7,5 \times 8$, or $5 \times 9$ dot matrix display data)
The bit CDn (where n is an integer between 1 and 45 ) corresponds to the $5 \times 7,5 \times 8$, or $5 \times 9$ dot matrix display data.
The figure below shows that correspondence. When CDn is 1 the dots which correspond to that data will be turned on.

| CD1 | CD2 | CD3 | CD4 | CD5 |
| :---: | :---: | :---: | :---: | :---: |
| CD6 | CD7 | CD8 | CD9 | CD10 |
| CD11 | CD12 | CD13 | CD14 | CD15 |
| CD16 | CD17 | CD18 | CD19 | CD20 |
| CD21 | CD22 | CD23 | CD24 | CD25 |
| CD26 | CD27 | CD28 | CD29 | CD30 |
| CD31 | CD32 | CD33 | CD34 | CD35 |
| CD36 | CD37 | CD38 | CD39 | CD40 |
| CD41 | CD42 | CD43 | CD44 | CD45 |

Note: *16. CD1 to CD35: $5 \times 7$ dot matrix display data CD1 to CD40: $5 \times 8$ dot matrix display data CD1 to CD45: $5 \times 9$ dot matrix display data

- Set display contrast ... <Sets the display contrast>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| CTO | CT1 | CT2 | CT3 | X | X | X | X | CTC | X | X | X | 1 | 0 | 0 | 0 |

CT0 to CT3: Sets the display contrast (11 steps)

| CT0 | CT1 | CT2 | CT3 | LCD drive $4 / 4$ bias voltage supply $\mathrm{V}_{\mathrm{LCD}} 0$ level |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | $0.94 \mathrm{~V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{LCD}}-\left(0.03 \mathrm{~V}_{\mathrm{LCD}} \times 2\right)$ |
| 1 | 0 | 0 | 0 | $0.91 \mathrm{~V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{LCD}}-\left(0.03 \mathrm{~V}_{\mathrm{LCD}} \times 3\right)$ |
| 0 | 1 | 0 | 0 | $0.88 \mathrm{~V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{LCD}}-\left(0.03 \mathrm{~V}_{\mathrm{LCD}} \times 4\right)$ |
| 1 | 1 | 0 | 0 | $0.85 \mathrm{~V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{LCD}}-\left(0.03 \mathrm{~V}_{\mathrm{LCD}} \times 5\right)$ |
| 0 | 0 | 1 | 0 | $0.82 \mathrm{~V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{LCD}}-\left(0.03 \mathrm{~V}_{\mathrm{LCD}} \times 6\right)$ |
| 1 | 0 | 1 | 0 | $0.79 \mathrm{~V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{LCD}}-\left(0.03 \mathrm{~V}_{\mathrm{LCD}} \times 7\right)$ |
| 0 | 1 | 1 | 0 | $0.76 \mathrm{~V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{LCD}}-\left(0.03 \mathrm{~V}_{\mathrm{LCD}} \times 8\right)$ |
| 1 | 1 | 1 | 0 | $0.73 \mathrm{~V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{LCD}}-\left(0.03 \mathrm{~V}_{\mathrm{LCD}} \times 9\right)$ |
| 0 | 0 | 0 | 1 | $0.70 \mathrm{~V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{LCD}}-\left(0.03 \mathrm{~V}_{\mathrm{LCD}} \times 10\right)$ |
| 1 | 0 | 0 | 1 | $0.67 \mathrm{~V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{LCD}}-\left(0.03 \mathrm{~V}_{\mathrm{LCD}} \times 11\right)$ |
| 0 | 1 | 0 | 1 | $0.64 \mathrm{~V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{LCD}}-\left(0.03 \mathrm{~V}_{\mathrm{LCD}} \times 12\right)$ |

CTC: Sets the display contrast adjustment circuit state

| CTC | Display contrast adjustment circuit state |
| :---: | :--- |
| 0 | The display contrast adjustment circuit is disabled, and the $\mathrm{V}_{\text {LCD }} 0$ pin level is forced to the $\mathrm{V}_{\text {LCD }}$ level. |
| 1 | The display contrast adjustment circuit operates, and the display contrast is adjusted. |

Note that although the display contrast can be adjusted by operating the built-in display contrast adjustment circuit, it is also possible to apply fine adjustments to the contrast by connecting an external variable resistor to the $\mathrm{V}_{\mathrm{LCD}} 4$ pin and modifying the $\mathrm{V}_{\mathrm{LCD}} 4$ pin voltage. However, the following conditions must be met: $\left(\mathrm{V}_{\mathrm{LCD}} 0-\mathrm{V}_{\mathrm{LCD}} 4\right) \geq 4.5 \mathrm{~V}$, and $1.5 \mathrm{~V} \geq \mathrm{V}_{\mathrm{LCD}} 4 \geq 0 \mathrm{~V}$.

- Set key scan output state ... <Sets the key scan output pin states>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| KC1 | KC2 | KC3 | KC4 | KC5 | KC6 | X | X | X | X | X | X | 1 | 0 | 0 | 1 |

KC1 to KC6: Sets the key scan output pin KS1 to KS6 state

| Output pin | KS1 | KS2 | KS3 | KS4 | KS5 | KS6 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Key scan output state setting data | KC1 | KC2 | KC3 | KC4 | KC5 | KC6 |

For example, if KC 1 to KC 3 are set to 1 , and KC 4 to KC 6 are set to 0 , then the output pins KS1 to KS3 will output high levels ( $\mathrm{V}_{\mathrm{DD}}$ ) and the output pins KS4 to KS6 will output low levels $\left(\mathrm{V}_{\mathrm{SS}}\right)$ in the key scan standby state.
Note that key scan output signals are not output from output pins that are set low.

- Set general-purpose output port state ... <Sets the states of the general-purpose output ports>

| Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| PC1 | PC2 | PC3 | PC4 | 1 | 0 | 1 | 0 |

PC 1 to PC4: Sets the general-purpose output port P1 to P4 state

| Output pin | P1 | P2 | P3 | P4 |
| :--- | :---: | :---: | :---: | :---: |
| General-purpose output port state setting data | PC1 | PC2 | PC3 | PC4 |

For example, if PC1 and PC2 are set to 1 and PC3 and PC4 are set to 0 , then the output pins P1 and P2 will output high levels ( $\mathrm{V}_{\mathrm{DD}}$ ) and the output pins P 3 and P 4 will output low levels $\left(\mathrm{V}_{\mathrm{SS}}\right)$.

## Serial Data Output

- When CL is stopped at the low level

- When CL is stopped at the high level

- B0 to B3, A0 to A3 : CCB address 43H
- KD1 to KD30 : Key data
- SA : Sleep acknowledge data

Note: *17. If a key data read operation is executed when DO is high, the read key data (KD1 to KD30) and sleep acknowledge data(SA) will be invalid.

## Output Data

- KD1 to KD30 : Key data

When a key matrix of up to 30 keys is formed from the KS1 to KS6 output pins and the KI1 to KI5 input pins and one of those keys is pressed, the key output data corresponding to that key will be set to 1 . The table shows the relationship between those pins and the key data bits.

|  | KI1 | KI2 | KI3 | K14 | KI5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| KS1 | KD1 | KD2 | KD3 | KD4 | KD5 |
| KS2 | KD6 | KD7 | KD8 | KD9 | KD10 |
| KS3 | KD11 | KD12 | KD13 | KD14 | KD15 |
| KS4 | KD16 | KD17 | KD18 | KD19 | KD20 |
| KS5 | KD21 | KD22 | KD23 | KD24 | KD25 |
| KS6 | KD26 | KD27 | KD28 | KD29 | KD30 |

When the states of the KS1 to KS6 output pins during key scan standby are set to low for KS1 and KS2 and to high for KS3 to KS6 with the "set key scan output state" instruction and a key matrix of up to 20 keys is formed from the KS3 to KS6 output pins and the KI1 to KI5 input pins, the KD1 to KD10 key data bits will be set to 0 .

- SA : Sleep acknowledge data

This output data bit is set to the state when the key was pressed. Also, while DO will be low in this case, if serial data is input and the mode is set (to normal or sleep mode) during this period, that mode will be set. SA will be 1 in sleep mode and 0 in normal mode.

## Key Scan Operation Functions

- Key scan timing

The key scan period is $2304 \mathrm{~T}(\mathrm{~s})$. To reliably determine the on/off state of the keys, the LC75817NE/NW scans the keys twice and determines that a key has been pressed when the key data agrees. It outputs a key data read request (a low level on DO) $4800 \mathrm{~T}(\mathrm{~s})$ after starting a key scan. If the key data dose not agree and a key was pressed at that point, it scans the keys again. Thus the LC75817NE/NW cannot detect a key press shorter than $4800 \mathrm{~T}(\mathrm{~s})$.


Note: *18. Note that the high/low states of these pins are determined by the "set key scan output state" instruction, and that key scan output signals are not output from pins that are set to low.

- In normal mode
- The pins KS1 to KS6 are set to high or low with the "set key scan output state" instruction.
- If a key on one of the lines corresponding to a KS1 to KS6 pin which is set high is pressed, a key scan is started and the keys are scanned until all keys are released. Multiple key presses are recognized by determining whether multiple key data bits are set.
- If a key is pressed for longer than $4800 \mathrm{~T}(\mathrm{~s})$ (Where $\mathrm{T}=\frac{1}{\text { fosc }}$ ) the LC75817NE/NW outputs a key data read request (a low level on DO) to the controller. The controller acknowledges this request and reads the key data. However, if CE is high during a serial data transfer, DO will be set high.
- After the controller reads the key data, the key data read request is cleared (DO is set high) and the LC75817NE/NW performs another key scan. Also note that DO, being an open-drain output, requires a pull-up resistor (between 1 and $10 \mathrm{k} \Omega$ ).


$$
\mathrm{T}=\frac{1}{\mathrm{fosc}}
$$

- In sleep mode
- The pins KS1 to KS6 are set to high or low with the "set key scan output state" instruction.
- If a key on one of the lines corresponding to a KS1 to KS6 pin which is set high is pressed, the oscillator on the OSCI, OSCO pins is started and a key scan is performed. Keys are scanned until all keys are released. Multiple key presses are recognized by determining whether multiple key data bits are set.
- If a key is pressed for longer than $4800 \mathrm{~T}(\mathrm{~s})\left(\right.$ Where $\mathrm{T}=\frac{1}{\text { fosc }}$ ) the LC75817NE/NW outputs a key data read request (a low level on DO) to the controller. The controller acknowledges this request and reads the key data. However, if CE is high during a serial data transfer, DO will be set high.
- After the controller reads the key data, the key data read request is cleared (DO is set high) and the LC75817NE/NW performs another key scan. However, this dose not clear sleep mode. Also note that DO, being an open-drain output, requires a pull-up resistor (between 1 and $10 \mathrm{k} \Omega$ ).
- Sleep mode key scan example

Example: When a "display on/off control ( $\mathrm{SP}=1$ )" instruction and a "set key scan output state ( KC 1 to $\mathrm{KC} 5=0$, KC6 = 1)" instruction are executed (i.e. sleep mode with only KS6 high)


Note: *19. These diodes are required to reliably recognize multiple key presses on the KS6 line when sleep mode state with only KS6 high, as in the above example. That is, these diodes prevent incorrect operations due to sneak currents in the KS6 key scan output signal when keys on the KS1 to KS5 lines are pressed at the same time.


## Multiple Key Presses

Although the LC75817NE/NW is capable of key scanning without inserting diodes for dual key presses, triple key presses on the KI1 to K15 input pin lines, or multiple key presses on the KS1 to KS6 output pin lines, multiple presses other than these cases may result in keys that were not pressed recognized as having been pressed. Therefore, a diode must be inserted in series with each key. Applications that do not recognize multiple key presses of three or more keys should check the key data for three or more 1 bits and ignore such data.

1/8 Duty, 1/4 Bias Drive Technique


## 1/9 Duty, 1/4 Bias Drive Technique



## 1/10 Duty, 1/4 Bias Drive Technique



$$
T=\frac{1}{\text { fosc }}
$$

## Voltage Detection Type Reset Circuit (VDET)

This circuit generates an output signal and resets the system when logic block power is first applied and when the voltage drops, i.e., when the logic block power supply voltage is less than or equal to the power down detection voltage VDET, which is 3.0 V , typical. To assure that this function operates reliably, a capacitor must be added to the logic block power supply line so that the logic block power supply voltage $V_{D D}$ rise time when the logic block power is first applied and the logic block power supply voltage $\mathrm{V}_{\mathrm{DD}}$ fall time when the voltage drops are both at least 1 ms . (See Figure 3.)

## Power Supply Sequence

The following sequences must be observed when power is turned on and off. (See Figure 3.)

- Power on :Logic block power supply $\left(\mathrm{V}_{\mathrm{DD}}\right)$ on $\rightarrow \mathrm{LCD}$ driver block power supply $\left(\mathrm{V}_{\mathrm{LCD}}\right)$ on
- Power off:LCD driver block power supply $\left(\mathrm{V}_{\mathrm{LCD}}\right)$ off $\rightarrow$ Logic block power supply $\left(\mathrm{V}_{\mathrm{DD}}\right)$ off

However, if the logic and LCD driver blocks use a shared power supply, then the power supplies can be turned on and off at the same time.

## System Reset

## 1. Reset function

The LC75817NE/NW performs a system reset with the VDET. When a system reset is applied, the display is turned off, key scanning is disabled, the key data is reset, and the general-purpose output ports are set to and held at the low level $\left(\mathrm{V}_{\mathrm{SS}}\right)$. These states that are created as a result of the system reset can be cleared by executing the instruction described below. (See Figure 3.)

- Clearing the display off state

Display operation can be enabled by executing a "display on/off control" instruction. However, since the contents of the DCRAM, ADRAM, and CGRAM are undefined, applications must set the contents of these memories before turning on display with the "display on/off control" instruction. That is, applications must execute the following instructions.

- Set display technique
- DCRAM data write
- ADRAM data write (If the ADRAM is used.)
- CGRAM data write (If the CGRAM is used.)
- Set AC address
- Set display contrast (If the display contrast adjustment circuit is used.)

After executing the above instructions, applications must turn on the display with a "display on/off control" instruction.
Note that when applications turn off in the normal mode, applications must turn off the display with a "display on/off control" instruction or the $\overline{\mathrm{INH}}$ pin.

- Clearing the key scan disable and key data reset states

Executing a "set key scan output state" instruction not only creates a state in which key scanning can be performed, but also clears the key data reset.

- Clearing the general-purpose output ports locked at the low level $\left(\mathrm{V}_{\mathrm{SS}}\right)$ state

Executing a "set general-purpose output port state" instruction clears the general-purpose output ports locked at the low level $\left(\mathrm{V}_{\mathrm{SS}}\right)$ state and sets the states of the general-purpose output ports.


Figure 3
2. Block states during a system reset
(1) CLOCK GENERATOR, TIMING GENERATOR

When a reset is applied, the oscillator on the OSCI, OSCO pins is started forcibly. This generates the base clock and enables instruction execution.
(2) INSTRUCTION REGISTER, INSTRUCTION DECODER

When a reset is applied, these circuits are forcibly initialized internally. Then, when instruction execution starts, the IC operates according to those instructions.
(3) ADDRESS REGISTER, ADDRESS COUNTER

When a reset is applied, these circuits are forcibly initialized internally. Then, the DCRAM and the ADRAM addresses are set when "Set AC address" instruction is executed.
(4) DCRAM, ADRAM, CGRAM

Since the contents of the DCRAM, ADRAM, and CGRAM become undefined during a reset, applications must execute "DCRAM data write", "ADRAM data write (If the ADRAM is used.)", and "CGRAM data write (If the CGRAM is used.)" instructions before executing a "display on/off control" instruction.
(5) CGROM

Character patterns are stored in this ROM.
(6) LATCH

Although the value of the data in the latch is undefined during a reset, the ADRAM, CGROM, and CGRAM data is stored by executing a "display on/off control" instruction.
(7) COMMON DRIVER, SEGMENT DRIVER

These circuits are forced to the display off state when a reset is applied.
(8) CONTRAST ADJUSTER

Display contrast adjustment circuit operation is disabled when a reset is applied. After that, the display contrast can be set by executing a "set display contrast" instruction.

## (9) KEY SCAN, KEY BUFFER

When a reset is applied, these circuits are forcibly initialized internally, and key scan operation is disabled. Also, the key data is all set to 0 . After that, key scanning can be performed by executing a "set key scan output state" instruction.
(10) GENERAL PORT

The general-purpose output ports are fixed at the low level $\left(\mathrm{V}_{\mathrm{SS}}\right)$ when a reset is applied.
(11) CCB INTERFACE, SHIFT REGISTER

These circuits go to the serial data input wait state.

3. Output pin states during the system reset

| Output pin | State during reset |
| :---: | :---: |
| S1 to S 59 | $\mathrm{~L}\left(\mathrm{~V}_{\mathrm{LCD}} 4\right)$ |
| $\mathrm{S} 60 / \mathrm{COM} 10$ | $\mathrm{~L}\left(\mathrm{~V}_{\mathrm{LCD}} 4\right)^{* 20}$ |
| COM 1 to COM9 | $\mathrm{L}\left(\mathrm{V}_{\mathrm{LCD}} 4\right)$ |
| KS 1 to KS 6 | $\mathrm{~L}\left(\mathrm{~V}_{\mathrm{SS}}\right)$ |
| P 1 to P 4 | $\mathrm{~L}\left(\mathrm{~V}_{\mathrm{SS}}\right)$ |
| DO | $\mathrm{H} * 21$ |

Notes: *20. This output pin is forcibly set to the segment output function and held at the low level ( $\mathrm{V}_{\mathrm{LCD}} 4$ ). However, when a "set display technique" instruction is executed, the segment output or the common output function is selected as specified by that instruction.
*21. Since this output pin is an open-drain output, a pull-up resistor (between $1 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ ) is required. This pin is held at the high level even if a key data read operation is performed before executing a "set key scan output state" instruction.

## Sample Application Circuit 1

$1 / 8$ duty, $1 / 4$ bias drive technique (for use with normal panels)


Notes: *22. Add a capacitor to the logic block power supply line so that the logic block power supply voltage $V_{D D}$ rise time when power is applied and the logic block power supply voltage $V_{D D}$ fall time when power drops are both at least 1 ms , as the LC75817NE/NW is reset by the VDET.
*23. If a variable resistor is not used for display contrast fine adjustment, the $\mathrm{V}_{\mathrm{LCD}} 4$ pin must be connected to ground.
*24. If the function of INH pin is not used, the INH pin must be connected to the logic block power supply $\mathrm{V}_{\mathrm{DD}}$
*25. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 to $10 \mathrm{k} \Omega$ ) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.

## Sample Application Circuit 2

$1 / 8$ duty, $1 / 4$ bias drive technique (for use with large panels)
LCD panel


Notes: *22. Add a capacitor to the logic block power supply line so that the logic block power supply voltage $V_{D D}$ rise time when power is applied and the logic block power supply voltage $V_{D D}$ fall time when power drops are both at least 1 ms , as the LC75817NE/NW is reset by the VDET.
*23. If a variable resistor is not used for display contrast fine adjustment, the $\mathrm{V}_{\mathrm{LCD}} 4$ pin must be connected to ground.
*24. If the function of INH pin is not used, the INH pin must be connected to the logic block power supply $\mathrm{V}_{\mathrm{DD}}$.
*25. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 to $10 \mathrm{k} \Omega$ ) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.

## Sample Application Circuit 3

1/9 duty, 1/4 bias drive technique (for use with normal panels)


Notes: *22. Add a capacitor to the logic block power supply line so that the logic block power supply voltage $\mathrm{V}_{\mathrm{DD}}$ rise time when power is applied and the logic block power supply voltage $V_{D D}$ fall time when power drops are both at least 1 ms , as the LC75817NE/NW is reset by the VDET
*23. If a variable resistor is not used for display contrast fine adjustment, the $\mathrm{V}_{\mathrm{LCD}} 4$ pin must be connected to ground.
*24. If the function of $\overline{\mathrm{INH}}$ pin is not used, the $\overline{\mathrm{INH}}$ pin must be connected to the logic block power supply $\mathrm{V}_{\mathrm{DD}}$
*25. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 to $10 \mathrm{k} \Omega$ ) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.

## Sample Application Circuit 4

1/9 duty, $1 / 4$ bias drive technique (for use with large panels)


Notes: *22. Add a capacitor to the logic block power supply line so that the logic block power supply voltage VDD rise time when power is applied and the logic block power supply voltage $V_{D D}$ fall time when power drops are both at least 1 ms , as the LC75817NE/NW is reset by the VDET.
*23. If a variable resistor is not used for display contrast fine adjustment, the $\mathrm{V}_{\mathrm{LCD}} 4$ pin must be connected to ground.
*24. If the function of $\overline{\mathrm{NH}}$ pin is not used, the $\overline{\mathrm{INH}}$ pin must be connected to the logic block power supply $\mathrm{V}_{\mathrm{DD}}$.
*25. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 to $10 \mathrm{k} \Omega$ ) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.

## Sample Application Circuit 5

$1 / 10$ duty, $1 / 4$ bias drive technique (for use with normal panels)


Notes: *22. Add a capacitor to the logic block power supply line so that the logic block power supply voltage $V_{D D}$ rise time when power is applied and the logic block power supply voltage $\mathrm{V}_{\mathrm{DD}}$ fall time when power drops are both at least 1 ms , as the LC75817NE/NW is reset by the VDET.
*23. If a variable resistor is not used for display contrast fine adjustment, the $\mathrm{V}_{\mathrm{LCD}} 4$ pin must be connected to ground.
*24. If the function of INH pin is not used, the INH pin must be connected to the logic block power supply $V_{D D}$
*25. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 to $10 \mathrm{k} \Omega$ ) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.

Sample Application Circuit 6
1/10 duty, $1 / 4$ bias drive technique (for use with large panels)


Notes: *22. Add a capacitor to the logic block power supply line so that the logic block power supply voltage VDD rise time when power is applied and the logic block power supply voltage $V_{D D}$ fall time when power drops are both at least 1 ms , as the LC75817NE/NW is reset by the VDET.
*23. If a variable resistor is not used for display contrast fine adjustment, the $\mathrm{V}_{\mathrm{LCD}} 4$ pin must be connected to ground.
*24. If the function of $\overline{\mathrm{INH}}$ pin is not used, the $\overline{\mathrm{INH}}$ pin must be connected to the logic block power supply $\mathrm{V}_{\mathrm{DD}}$
*25. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 to $10 \mathrm{k} \Omega$ ) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded

Sample Correspondence between Instructions and the Display (When the LC75817N-8721 is used)


Continued on next page

Continued from preceding page.

| No. | LSB Instruction (hexadecimal) MSB |  |  |  |  |  |  |  | Display | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D40 to D43 | D44 to D47 | D48 to D51 | D52 to D | D56 to |  | D60 to D63 |  |  |  |
| 22 | Set AC address |  |  |  |  |  |  |  |  | Loads the DCRAM address 00 H and the ADRAM address OH into AC |
|  | - |  | 0 | 0 | 0 |  | 2 |  |  |  |
| 23 | Display on/off control |  |  |  |  |  |  |  | SANYO L S । L | Turns on the LCD for all digits (12 digits) in MDATA |
|  | F | F | F | X | 1 |  | 4 |  | SANYO |  |
| 24 | Display shift |  |  |  |  |  |  | S ANYO LS I L C |  | Shifts the display (MDATA only) to the left |
|  |  |  |  |  | 1 |  | C |  |  |  |  |
| 25 | Display shift |  |  |  |  |  |  | A N Y O L S I L C 7 |  | Shifts the display (MDATA only) to the left |
|  |  |  |  |  | 1 |  | C |  |  |  |  |
| 26 | Display shift |  |  |  |  |  |  | NYO L S I L C 75 |  | Shifts the display (MDATA only) to the left |
|  |  |  |  |  | 1 |  | C |  |  |  |  |
| 27 | Display shift |  |  |  |  |  |  | Y O L S I L C 7 5 8 |  | Shifts the display (MDATA only) to the left |
|  |  |  |  |  | 1 |  | C |  |  |  |  |
| 28 | Display shift |  |  |  |  |  |  | O L S L L C 7 5 8 1 |  | Shifts the display (MDATA only) to the left |
|  |  |  |  |  | 1 |  | C |  |  |  |  |
| 29 | Display shift |  |  |  |  |  |  | L S I L C 7 5 8 1 7 |  | Shifts the display (MDATA only) to the left |
|  |  |  |  |  | 1 |  | C |  |  |  |  |
| 30 | Display shift |  |  |  |  |  |  | L S L L C 7817 N |  | Shifts the display (MDATA only) to the left |
|  |  |  |  |  | 1 |  | C |  |  |  |  |
| 31 | Display on/off control |  |  |  |  |  |  |  |  | Set to sleep mode, turns off the LCD for all digits |
|  | 0 | 0 | 0 | X | 8 |  | 4 |  |  |  |
| 32 | Display on/off control |  |  |  |  |  |  | L S L L C 75817 N |  | Turns on the LCD for all digits (12 digits) in MDATA |
|  | F | F | F | X | 1 |  | 4 |  |  |  |  |
| 33 | Set AC address |  |  |  |  |  |  |  | SANYO LS I L | Loads the DCRAM address 00 H and the ADRAM address OH into AC |
|  | , | - | 0 | 0 | 0 |  | 2 |  |  |  |

Note: *26. This sample above assumes the use of 12 digits $5 \times 7$ dot matrix LCD. CGRAM and ADRAM are not used.
X: don't care

## Notes on the controller key data read techniques

1. Timer based key data acquisition

- Flowchart

- Timing chart

t5: Key scan execution time when the key data agreed for two key scans. (4800T(s))
t6: Key scan execution time when the key data did not agree for two key scans and the key scan was executed again. (9600T(s))
t7: Key address $(43 \mathrm{H})$ transfer time
t8: Key data read time

$$
\mathrm{T}=\frac{1}{\mathrm{fosc}}
$$

- Explanation

In this technique, the controller uses a timer to determine key on/off states and read the key data. The controller must check the DO state when CE is low every $t 9$ period without fail. If DO is low, the controller recognizes that a key has been pressed and executes the key data read operation.
The period t 9 in this technique must satisfy the following condition.

$$
\mathrm{t} 9>\mathrm{t} 6+\mathrm{t} 7+\mathrm{t} 8
$$

If a key data read operation is executed when DO is high, the read key data (KD1 to KD30) and sleep acknowledge data (SA) will be invalid.
2. Interrupt based key data acquisition

- Flowchart

- Timing chart

t5: Key scan execution time when the key data agreed for two key scans. (4800T(s))
t6: Key scan execution time when the key data did not agree for two key scans and the key scan was executed again. (9600T(s))
t7: Key address $(43 \mathrm{H})$ transfer time
t8: Key data read time

$$
T=\frac{1}{\mathrm{fosc}}
$$

- Explanation

In this technique, the controller uses interrupts to determine key on/off states and read the key data. The controller must check the DO state when CE is low. If DO is low, the controller recognizes that a key has been pressed and executes the key data read operation. After that the next key on/off determination is performed after the time t10 has elapsed by checking the DO state when CE is low and reading the key data. The period t 10 in this technique must satisfy the following condition.

$$
\mathrm{t} 10>\mathrm{t} 6
$$

If a key data read operation is executed when DO is high, the read key data (KD1 to KD30) and sleep acknowledge data (SA) will be invalid.
LC75817N－8721 Character Font（Standard）

| ${ }_{\substack{\text { Lemer }}}^{\text {Lemes }}$ | ${ }_{0}^{\text {USS }}$ |  | 0001 |  | 010 |  | 0011 |  | 0100 | 0101 |  | 110 |  | 0111 |  | 1000 |  | 1001 | 1010 |  | 011 | 1100 | 1101 |  | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 000 \\ \text { LSB } \end{gathered}$ | $\begin{array}{\|l\|} \hline \mathrm{CG} \\ \text { RaM (1) } \end{array}$ |  | ${ }^{\alpha}$ |  |  |  |  |  | Q ${ }^{3}$ | ; р |  |  |  | \＃ | \＃${ }^{\text {a }}$ á |  |  | 䈍 |  |  |  | 夕 8 | \％ |  | A 8 | ${ }_{\text {A }}$ 亲 |
| 0001 | （2） | $\beta$ | $\beta$ |  |  |  |  |  | A ${ }^{\text {\％}}$ |  |  | \％ | ＊ | q | \％ | à ${ }_{\text {a }}^{\text {\％}}$ | \％ | 䌗 | ： | ¢ | 罯 |  | 公縎 |  |  | A ${ }^{\text {鯨 }}$ |
| 0010 | ${ }^{(3)}$ |  | \％ |  | 13 |  | 2 \％ |  | $\begin{array}{l\|l\|l}  \\ \hline \text { B } \\ \hline \end{array}$ | R |  | \％ |  | \％ |  | $\pm$ | 8 | \％ | 蠋 |  | \％ | \％ | 默 |  | \％ | ${ }_{\text {E }} \mathrm{E}$ \％ |
| 0011 | （4） | $\div$ |  | \＃ | ＊ |  | 3 ？ | c |  | S |  | ．．． | \％ | ： | \％ | \％ | \％ |  |  |  | 嵒 | 鸀 |  |  | 罭 |  |
| 0100 | （5） |  | 星 | \＄ | 8 |  | 4 楖 |  |  |  |  |  |  |  | 漞 | 2 | \％ | 髑 |  |  |  |  | 中蠲 |  | \％ | \％ |
|  | ${ }^{(6)}$ | $i$ |  | \％ | \％隌 |  | ＊ | E | E 撲 | U |  | － | \％ |  |  | 2 | 2 |  | \％ |  |  | \％ |  |  | \％ | i 1 |
| 0110 | （7） |  | \％ | \＆ | \％ |  | 6 湲 |  |  |  |  |  |  | \％ | 蠋 ${ }^{\text {o }}$ | 聽 | $\approx$ |  | 氙 | 力 | \％ |  | \％ |  | \％ | ó |
| 0111 | （8） |  |  |  |  |  |  |  | ${ }^{\mathrm{G}} \mathrm{E}$ | w |  | s 傦 | \％ | ${ }^{\mathrm{w}}$ \％ | 鰩 ${ }^{\circ}$ | \＃ | \％ | 對 | 黨 |  |  | W | 蠋 |  | ò | 0 熹 |
| 1000 | （9） |  | E |  |  |  |  |  | $\begin{array}{c\|l}  \\ \hline \end{array}$ | $\mathrm{x}$ |  | $\mathrm{h} \text { 鑀 }$ |  | 2 | \％ | \％ | \％ |  | 1 1 |  | \％ | ネ | ข 啕 |  | 罭 | O 諼 |
|  | （10） |  | ${ }^{x}$ 薥 |  | ）鰩 |  | 9 \％ |  | II | Y |  | $\cdots$ | ， | \＃ | ${ }_{\text {\％}}{ }^{\text {c }}$ | \％ |  | 墣 | \％ |  |  |  | ル細 |  | \％ |  |
| 1010 | （11） | ${ }^{\text {® }}$ | 䟧 |  | \％ |  | \％ | J | J 䀇 | $z=$ |  | ＊ |  | $\geqslant$ | \％ | N | 8 |  |  |  | － | ${ }^{6}$ | \％ |  | A $\pm$ | － |
| 1011 | （12） |  | ${ }^{\infty}$ 號 |  | \％ |  | 部 |  | K 縵 | [c |  | ${ }^{\mathrm{k}}$ 誼 |  |  | \％ | 麓 | \％ |  | \％ |  | 躅 |  |  |  | o | \％ |
| 1100 | （13） |  | $\pm$ |  |  |  |  |  |  | $x+$ |  |  |  |  |  | s | ＊ | \％ | ＋ |  | ＊ |  | \％ |  | \％ | ${ }^{\text {a }}$ |
| 1101 | （14） |  |  |  |  |  | ： | m | ${ }^{\mathrm{M}}$ | 貲 |  | ${ }^{1}$ 瞑 |  | ： | ${ }_{\text {\％}}{ }^{\text {c }}$ |  | 糯 |  | \＃ |  | ＊ |  | W |  |  |  |
| 10 | （15） |  |  |  |  |  |  |  | N 涪 |  |  |  |  |  |  | 3 | ${ }^{1}$ |  |  |  |  |  |  |  |  | 号棌 |
| 11 | （16） |  |  |  |  |  |  |  |  |  |  |  |  | 1 | \＃${ }^{\text {T }}$ |  |  |  |  |  | 雷 | \％ |  |  | 8 | \％ |

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
■ In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
■ No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.

■ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.

■ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 2002. Specifications and information herein are subject to change without notice.


[^0]:    Note: *1. Since DO is an open-drain output, these times depend on the values of the pull-up resistor $\mathrm{R}_{\mathrm{P}}$ and the load capacitance $\mathrm{C}_{\mathrm{L}}$

[^1]:    For example, if DG1 to DG6 are 1, and DG7 to DG12 are 0, then display digits 1 to 6 will be turned on, and display digits 7 to 12 will be turned off (blanked).

