

**SANYO**

No. ※4910

**LC8230****MPEG Audio Decoder LSI****Preliminary****Overview**

The LC8230 audio decoder decodes coded data that was compressed in conformance with layers 1 and 2 of the MPEG 1 audio standard (ISO/IEC 11172-3). It outputs a PCM signal that can be directly transferred to a D/A converter.

**Features**


- Support for intensity stereo
- Direct connection to either a 68000 or and 8086 family CPU
- Direct connection to either an 8- or 16-bit bus
- Built-in output attenuator that conforms to the CD-I specifications
- Coded data is temporarily stored in an external SRAM (8 kwords × 8 bits, 100 ns access time). The external SRAM is connected directly to the LC8230. No external control circuits are required since the LC8230 performs all buffer management and address generation for the SRAM.
- Support for two coded data transfer techniques: DMA (direct memory access) and writing by the external CPU (software transfer).
- Power-down mode in which power dissipation is significantly reduced when the chip is not operating.
- The external clock input frequency depends on the sampling frequency ( $f_s$ ). The input clock frequency is  $384 f_s$ .

Sampling frequency	External clock input frequency
32 kHz	12.2880 MHz
44.1 kHz	16.9344 MHz
48 kHz	18.4320 MHz


- Extraction of up to 1 kbyte of ancillary data
- 100-pin QFP package
- Low power dissipation: 200 mW (operating)

**Package Dimensions**

unit: mm

**3151-QIP100E (FLP100)**

Circuit Block Organization



LC8230

Pin Functions

Pin No.	Symbol	Type	Definition
1	A0	I	Register address, A0 is used only by 8-bit CPUs
2	A1	I	
3	A2	I	
4	A3	I	
5	A4	I	
6	V <sub>SS</sub>	P	
7	D0	B	Data port (8-bit CPUs use D0 to D7)
8	D1	B	
9	D2	B	
10	D3	B	
11	V <sub>DD</sub>	P	
12	D4	B	Data port (8-bit CPUs use D0 to D7)
13	D5	B	
14	D6	B	
15	D7	B	
16	V <sub>SS</sub>	P	
17	D8	B	Data port (8-bit CPUs use D0 to D7)
18	D9	B	
19	D10	B	
20	D11	B	
21	V <sub>DD</sub>	P	
22	D12	B	Data port (8-bit CPUs use D0 to D7)
23	D13	B	
24	D14	B	
25	D15	B	
26	V <sub>SS</sub>	P	
27	$\overline{CS}$	I	Chip select
28	$\overline{DS}/\overline{IORD}$	I	68000 data strobe, 8086 I/O read
29	$\overline{RW}/\overline{IOWR}$	I	68000 read/write, 8086 I/O read
30	$\overline{DTACK}/\overline{WAIT}$	O	68000 data acknowledge, 8086 wait
31	ENH	O	De-emphasis applied
32	DOUT	O	PCM data serial output
33	BCO	O	64 fs output for the 32-slot case and 48 fs output for the 24-slot case
34	WDCO	O	2 fs clock output
35	LRCO	O	fs clock output
36	NC	NC	
37	NC	NC	
38	TEST1	I	LSI test pins
39	TEST4	I	
40	V <sub>SS</sub>	P	
41	V <sub>DD</sub>	P	
42	TEST6	I	LSI test pins
43	TEST3	I	
44	TEST8	I	
45	NC	NC	
46	$\overline{PDN}$	I	Power-down mode
47	NC	NC	
48	NC	NC	
49	CLK	I	Input clock
50	V <sub>SS</sub>	P	
51	$\overline{MOEB}$	O	External SRAM output enable
52	$\overline{MWR}$	O	External SRAM write
53	$\overline{MCS}$	O	External SRAM chip select
54	$\overline{MRD}$	O	External SRAM read

Continued on next page.

LC8230

Continued from preceding page.

Pin No.	Symbol	Type	Definition
55	V <sub>DD</sub>	P	
56	MDATA7	B	External SRAM data
57	MDATA6	B	
58	MDATA5	B	
59	MDATA4	B	
60	V <sub>SS</sub>	P	
61	MDATA3	B	External SRAM data
62	MDATA2	B	
63	MDATA1	B	
64	MDATA0	B	
65	V <sub>DD</sub>	P	
66	MADDR12	O	External SRAM address
67	MADDR11	O	
68	MADDR10	O	
69	MADDR9	O	
70	V <sub>SS</sub>	P	
71	MADDR8	O	External SRAM address
72	MADDR7	O	
73	MADDR6	O	
74	MADDR5	O	
75	MADDR4	O	
76	V <sub>DD</sub>	P	
77	MADDR3	O	External SRAM address
78	MADDR2	O	
79	MADDR1	O	
80	MADDR0	O	
81	V <sub>SS</sub>	P	
82	NC	NC	
83	NC	NC	
84	ZRST	I	Reset
85	NC	NC	
86	TEST9	I	LSI test pins
87	TEST2	I	
88	TEST5	I	
89	V <sub>DD</sub>	P	
90	V <sub>SS</sub>	P	
91	NC	NC	
92	TEST0	I	LSI test pins
93	TEST7	I	
94	IRQ	O	Interrupt request
95	IACK	I	Interrupt acknowledge
96	DONE	I	DMA transfer complete
97	DTC	I	Data latch signal used by the 68450 DMAC
98	DREQ	O	DMA request
99	DMAAK	I	DMA acknowledge
100	NC	NC	

## Registers

### Register overview (16-bit units)

Address	Type	Register	Function
0h	W	CD	Code data (for software writes)
2h	R	STA1	Status information (header information) 1
4h	R	STA2	Status information (header information) 2
6h	W	CTL	Control register
8h	W	ITV	Interrupt vector
Ah	W	ITM	Interrupt mask
Ch	R	ITS	Interrupt status
Eh	R/W	MCF	68000/8086 switching, 8/16-bit switching
10h	R	ACD	Ancillary data read
12h	W	BUF	Buffer size (transfer byte count)
14h	W	ATN1	Left input attenuation parameter
16h	W	ATN2	Right input attenuation parameter

Address: byte address, Type: W = write, R = read, R/W = read/write

### Register Functions

Register	Function/bit allocation
CD (code data)	When software data transfer is used, data is written to this register. In 8-bit mode it is possible to continuously write to even addresses using only this register. This register can also be written in 16-bit mode.
STA1 (status1)	<p>Bits 1, 0; Expansion mode, intensity stereo</p> <p>00 bound = 4 01 bound = 8 10 bound = 12 11 bound = 16</p> <p>Bits 3, 2; Mode</p> <p>00 Stereo 01 Intensity stereo 10 Dual channel 11 Single channel</p> <p>Bit 4; Private</p> <p>Bit 5; Padding</p> <p>Bits 7, 6; Sampling frequency</p> <p>00 44.1 kHz 01 48 kHz 10 32 kHz 11 Reserved</p> <p>Bits 11, 10, 9, 8; Bit rate index</p> <p>Bit 12; Protection</p> <p>Bits 14, 13; Mode</p> <p>00 Reserved 01 Layer 3 10 Layer 2 11 Layer 1</p> <p>Bit 15; ID, 1: MPEG</p>
STAT2 (status2)	<p>Bits 6 to 0; Ancillary data byte count</p> <p>Bit 7; 1: Ancillary data present, 0: No ancillary data</p> <p>Bit 8; 1: CRC error, 0: CRC no error</p> <p>Bits 10, 9; 00: No emphasis, 01: 50/15 emphasis used</p> <p>Bit 11; Original</p> <p>Bit 12; Copyright</p>

Continued on next page.

LC8230

Continued from preceding page.

Register	Function/bit allocation
CTL (control)	Bit 0; 1: Software reset Bit 1; Start (expansion processing) Bit 2; 1: Stop Bit 3; 1: Pulse interrupt, 0: Level interrupt Bit 4; 1: Interrupt signal clear Bit 5; 1: DMA start Bit 6; Reserved Bit 7; Reserved Bits 10 to 8; Output format selection 0 0 0: 32-slot, MSB first, left justified 0 0 1: 32-slot, LSB first, left justified 0 1 0: 32-slot, MSB first, left justified 0 1 1: Reserved 1 0 0: 24-slot, MSB first, left justified 1 0 1: 24-slot, LSB first, left justified 1 1 0: 24-slot, MSB first, left justified 1 1 1: Reserved
ITV (interrupt vector)	Interrupt vector
ITM (interrupt mask)	Bit 0; 1: Status ready interrupt enable Bit 1; 1: Buffer ready interrupt enable Bit 2; 1: End code detection interrupt enable (Interrupts are initially disabled following a reset.)
ITS (interrupt status)	Bit 0; 1: Status ready Bit 1; 1: Buffer ready Bit 2; 1: End code detected
MCF (microprocessor I/F conf)	Bit 0; 1: 16 bits, 0: 8 bits Bit 1; 1: 68000, 0: 8086 Bit 2; 1: MCF register lock Bit 4; Register byte order inversion Bit 5; Code byte order inversion
ACD (ancillary data)	Ancillary data read
BUF (transfer buffer size)	Transfer byte count specification
ATN1 (attenuator Lch input)	Bits 7 to 0; Left input/right output attenuator parameter Bits 15 to 8; Left input/right output attenuator parameter
ATN2 (attenuator Rch input)	Bits 7 to 0; Right input/left output attenuator parameter Bits 15 to 8; Right input/left output attenuator parameter

## Specifications

DC Characteristics at  $T_a = -30$  to  $70^\circ\text{C}$ ,  $V_{SS} = 0\text{ V}$ ,  $V_{DD} = 4.5$  to  $5.5\text{ V}$

Parameter	Symbol	Conditions	min	typ	max	Unit
Input high level voltage	$V_{IH}$	TTL compatible: *4, 5	2.2			V
Input low level voltage	$V_{IL}$	TTL compatible: *4, 5			0.8	V
Input high level voltage	$V_{IH}$	CMOS compatible: *1, 3	$0.7 V_{DD}$			V
Input low level voltage	$V_{IL}$	CMOS compatible: *1, 3			$0.3 V_{DD}$	V
Input high level voltage	$V_{IH}$	CMOS compatible Schmitt inputs: *2	$0.8 V_{DD}$			V
Input low level voltage	$V_{IL}$	CMOS compatible Schmitt inputs: *2			$0.2 V_{DD}$	V
Input high level voltage	$V_{IH}$	$I_{OH} = -3\text{ mA}$ : *5, 6	$V_{DD} - 2.1$			V
Input low level voltage	$V_{IL}$	$I_{OL} = 3\text{ mA}$ : *5, 6			0.4	V
Input leakage current	$I_L$	$V_I = V_{SS}$ , $V_{DD}$ : *1, 2, 3, 4, 5	-10		+10	$\mu\text{A}$
Output leakage current	$I_{OZ}$	For high impedance outputs: *5	-10		+10	$\mu\text{A}$

Note: The applicable pin sets are listed below.

- (Input)
1. CLK
  2. PDN,  $\overline{\text{ZRST}}$
  3. TEST0 to 9
  4. A0 to 4,  $\overline{\text{CS}}$ , DMAAK,  $\overline{\text{DONE}}$ , DS,  $\overline{\text{DTC}}$ ,  $\overline{\text{IACK}}$ , RW
- (Input)
5. D0 to 15, MD0 to 7
- (Output)
6. BCO, DOUT, DREQ, DTACK, ENH, IRQ, LRCO, MA0 to 12, MCS, MOEB, MRD, MWR, WDCO

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use;
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.