T-77-21

Ordering number: EN3958A

SANYO SEMICONDUCTOR CORP 53E D 7997076 0010671 6T4 TSAJ

SANYO

No. 3958A

LC89510

CMOS LSI

Error Correction and Host-interface IC for CD-ROM and CD-I Players

OVERVIEW

The LC89510 is an error correction and host-interface IC for CD-ROM and CD-I players that integrates real-time error detection and correction with erasure correction and host-interface data transfer functions into a single chip.

The LC89510 features an 8-Kbit erasure-correction RAM, on-chip command and status FIFOs, and a buffer memory interface that supports up to 64 Kbytes of external SRAM. The buffer memory interface allows the LC89510 to buffer up to 27 sectors of data when connected to a slow host. The LC89510 can correct two errors per symbol with erasure correction. Also, the command FIFO supports 8-byte commands, making CD-ROM systems using a SCSI bus easier to design.

The LC89510 is pin- and software-compatible with the LC8951, although the LC8951 is available in QIP-80A packages. It improves upon the LC8951 through modification of one section of the internal registers and the addition of the erasure-correction RAM.

The LC89510 operates from a 5 V supply and is available in 80-pin QIPs.

FEATURES

- CD-ROM (Mode 1) and CD-I (Mode 2 - Form 1 and Form 2) formats supported
- Real-time error detection and correction in hardware
- 2.3 Mbyte/s (18.4 Mbit/s) maximum data throughput and transfer rates
- Corrects two errors per symbol with erasure correction
- 8 Kbit of erasure-correction RAM
- 8-byte command FIFO and 12-byte status FIFO
- Up to 64 Kbyte of external buffer SRAM
- Buffers up to 27 sectors of data
- Pin- and software-compatible with the LC8951
- 5 V supply
- 80-pin QIP

PINOUT



PACKAGE DIMENSIONS

Unit: mm

3174-QIP80E



Specifications and information herein are subject to change without notice.

SANYO Electric Co.,Ltd. Semiconductor Division
Natsume Bldg., 18-6, 2-chome, Yushima, Bunkyo-ku, TOKYO 113 JAPAN

SYSTEM BLOCK DIAGRAM



PIN DESCRIPTION

Number	Name	Description
1, 13, 24, 41, 52, 64	VSS	Ground
2 to 11, 75 to 80	RA0 to RA15	Buffer RAM and erasure flag RAM address bus output lines
12	$\overline{RWE}$	Buffer RAM write enable output
14	$\overline{ROE}$	Buffer RAM output enable output
15	ERA	Single-bit, bidirectional erasure flag RAM data line
16 to 23	IO1 to IO8	8-bit, bidirectional buffer RAM data bus lines with internal pull-up resistors
25	XTALCK	Crystal oscillator input
26	XTAL	Crystal oscillator output
27, 28	TEST1, TEST2	Test inputs. Should be tied LOW.
29	CSEL	Serial data clock phase select input
30	LMSEL	Serial data msb-first/lsb-first bit-order select input
31, 73	VDD	5 V supply
32	LRCK	44.1 kHz left- and right-channel separator strobe input
33	SDATA	Serial data input
34	BCK	Buffer clock input
35	C4LR	C2 error flag pointer strobe input
36	C2PO	CD player interface C2-flag pointer input
37	MCK	CD player interface reference clock output
38 to 40, 42 to 46	D0 to D7	8-bit, bidirectional microprocessor data bus lines
47	RS	Register select input
48	$\overline{RD}$	Active-LOW data read input
49	$\overline{WR}$	Active-LOW data write input
50	$\overline{CS}$	Active-LOW chip select input
51	$\overline{INT}$	Active-LOW interrupt request output. Open-drain output with internal pull-up resistor
53	$\overline{RESET}$	Active-LOW, Schmitt-trigger reset input

Number	Name	Description
54	$\overline{\text{ENABLE}}$	Active-LOW, host-interface enable input
55	$\overline{\text{HWR}}$	Active-LOW, host-interface data write input
56	$\overline{\text{HRD}}$	Active-LOW, host-interface data read input
57	$\overline{\text{CMD}}$	Active-LOW, host command/data select input
58	$\overline{\text{WAIT}}$	Active-LOW, data transfer WAIT/DRQ signal output
59	$\overline{\text{DTEN}}$	Active-LOW, data enable output
60	$\overline{\text{STEN}}$	Active-LOW status enable output
61	$\overline{\text{EOP}}$	End of process flag output
62	$\overline{\text{RCS}}$	Buffer RAM chip-select output
63	$\overline{\text{HDE}}$	Tristate, host data erasure flag output
65 to 72	HD0 to HD7	8-bit, bidirectional host-interface data bus lines
74	$\overline{\text{SELDRQ}}$	WAIT/DRQ control data transfer mode select input

Note
All VDD and VSS pins should be connected to supply and ground, respectively.

SPECIFICATIONS

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage range	V_{DD}	−0.3 to 7.0	V
Input voltage range	V_I	−0.3 to V_{DD} + 0.3	V
Output voltage range	V_O	−0.3 to V_{DD} + 0.3	V
Power dissipation	P_D	350	mW
Operating temperature range	T_{opr}	−30 to 70	°C
Storage temperature range	T_{stg}	−55 to 125	°C
Soldering temperature	T_s	260 (t = 10 s)	°C

Recommended Operating Conditions

T_a = 25 °C

Parameter	Symbol	Rating	Unit
Supply voltage	V_{DD}	5	V
Supply voltage range	V_{DD}	4.5 to 5.5	V

Electrical Characteristics

V_{DD} = 4.5 to 5.5 V, V_{SS} = 0 V, T_a = −30 to 70 °C

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
Input voltage range	V_I		0	–	V_{DD}	V
$\overline{\text{RESET}}$, $\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{HRD}}$, $\overline{\text{HWR}}$, $\overline{\text{CMD}}$, $\overline{\text{CS}}$, $\overline{\text{ENABLE}}$ and bus pins LOW-level input voltage	V_{IL1}		–	–	0.6	V

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
LOW-level input voltage for all other input pins except XTALCK	V_{IL2}		–	–	0.8	V
$\overline{RESET}$, $\overline{RD}$, $\overline{WR}$, $\overline{HRD}$, $\overline{HWR}$, $\overline{CMD}$, $\overline{CS}$, ENABLE and bus pins HIGH-level input voltage	V_{IH1}		2.5	–	–	V
HIGH-level input voltage for all other input pins except XTALCK	V_{IH2}		2.2	–	–	V
$\overline{INT}$ LOW-level output voltage	V_{OL1}	Open-drain output with pull-up resistor, I_{OL} = 3 mA	–	–	0.4	V
LOW-level output voltage for all other output pins except XTAL	V_{OL2}	I_{OL} = 3 mA	–	–	0.4	V
HIGH-level output voltage for all output pins except $\overline{INT}$ and XTAL	V_{OH}	I_{OH} = 3 mA	2.4	–	–	V
$\overline{INT}$ and bus pins pull-up resistance	R_{UP}		10	20	40	kΩ
Input leakage current	I_L	V_I = V_{SS} or V_{DD}	–25	–	25	μA

FUNCTIONAL DESCRIPTION

The LC89510 comprises three main blocks—a CD player interface and data input block, an error detection and correction circuit, and a host interface—that operate in parallel. The LC89510 performs pipelined data input and decoding, simultaneous input data buffering, error detection and correction, and data transfer to a host processor.

CD Player Interface and Data Input

The input data passes through the synchronization stage, is then decoded and written to buffer RAM. The input data can be in one of three formats selected using CSEL and LMSEL.

The synchronization stage comprises a sync detector and a sync interpolator. The sync detector detects the sync pattern in each sector of data and the sync interpolator generates the synchronization pulses. The detector and interpolator can be individually enabled and disabled using the control microprocessor.

After decoding, each full sector of data—2352 bytes comprising the sync, header, sub-header and parity fields—is written contiguously to the buffer RAM in units comprising eight data bits and their corresponding C2 error flag from the CD player signal processor. If erasure correction is not required, the C2 error flag write can be disabled and the data written in 8-bit rather than 9-bit units.

MCK can be used as the reference clock for the CD player signal processor, eliminating the need for a separate oscillator circuit. In this case, the LC89510 clock frequency should be double the signal processor clock frequency.

Error Detection and Correction Circuit

Error detection and correction is performed on each sector after it is written to buffer RAM.

The LC89510 uses the C2 error flag data to perform erasure correction, before error correction. Since the LC89510 has an on-chip 8-Kbit erasure-correction RAM, erasure correction can be performed with as little as 8 Kbytes of external buffer RAM.

The standard error detection algorithm can be programmed for a range of processes, including repeat correction and QP/PQ correction.

After the error correction code (ECC) is decoded, the 32-bit error detection code (EDC) CRC error check is performed. The sector header and sub-header are then copied to the LC89510.

After the CRC check, the LC89510 issues a decode-complete interrupt to the control microprocessor. The microprocessor then reads the decoder status, the sector header and sub-header, and the sector start address from the LC89510 into buffer RAM.

Host Interface

Command and status FIFOs

The FIFOs communicate between the host processor and the control microprocessor. There are no restrictions on the commands and status codes that can be used, since the LC89510 ignores the contents of the FIFOs. This provides the CD-ROM application-system designer with the maximum flexibility for incorporating the LC89510 into existing designs.

When $\overline{HWR}$ goes LOW, the host processor writes a command of up to 8 bytes in length into the command FIFO. The LC89510 then issues a command interrupt to the control microprocessor, which then reads the command.

The microprocessor transfers decoder and CD-ROM status to the host processor by writing to the 12-byte status FIFO. The host processor can then read status information from the FIFO when $\overline{STEN}$ is LOW. $\overline{STEN}$ goes HIGH when the last byte is read.

Data transfer

The control microprocessor transfers blocks of data to the host by writing the block start address and the number of bytes to be transferred into the LC89510 registers. It then issues a ready signal to the LC89510 data transfer start-trigger register and waits until the transfer is completed.

The LC89510 signals the start of data transfer to the host by setting $\overline{DTEN}$ LOW. While $\overline{DTEN}$ is LOW, the host reads the data from the LC89510 by repeatedly strobing $\overline{HRD}$. For fast hosts, $\overline{HRD}$ should be held LOW while the LC89510 $\overline{WAIT}$ output is LOW to ensure that data is read correctly.

Taking $\overline{SELDRQ}$ LOW selects the DRQ (data request) transfer mode, which is similar to DMA operation. Each time the LC89510 outputs a data request signal by setting $\overline{DTEN}$ LOW, the host processor strobes $\overline{HRD}$ once.

When the last byte is transferred, $\overline{EOP}$ goes LOW while $\overline{HRD}$ is LOW and then $\overline{DTEN}$ goes HIGH. When $\overline{DTEN}$ goes HIGH, the LC89510 issues a data transfer complete interrupt to the control microprocessor, which then informs the host that transfer has been completed.

Control Registers

Read registers

RS	Register						Bit position							
	Address				Number	Name	7	6	5	4	3	2	1	0
0	×	×	×	×	-	AR	0	0	0	0	A3	A2	A1	A0
1	0	0	0	0	R0	COMIN	msb							lsb
	0	0	0	1	R1	IFSTAT	$\overline{CMDI}$	$\overline{DTEI}$	$\overline{DECI}$	1	$\overline{DTBSY}$	$\overline{STBSY}$	$\overline{DTEN}$	$\overline{STEN}$
	0	0	1	0	R2	DBCL	B7	B6	B5	B4	B3	B2	B1	B0
	0	0	1	1	R3	DBCH	DTEI	DTEI	DTEI	DTEI	B11	B10	B9	B8
	0	1	0	0	R4	HEAD0	msb							lsb
	0	1	0	1	R5	HEAD1	msb							lsb
	0	1	1	0	R6	HEAD2	msb							lsb
	0	1	1	1	R7	HEAD3	msb							lsb
	1	0	0	0	R8	PTL	A7	A6	A5	A4	A3	A2	A1	A0
	1	0	0	1	R9	PTH	A15	A14	A13	A12	A11	A10	A9	A8
	1	0	1	0	R10	WAL	A7	A6	A5	A4	A3	A2	A1	A0
	1	0	1	1	R11	WAH	A15	A14	A13	A12	A11	A10	A9	A8
	1	1	0	0	R12	STAT0	CROOK	ILSYNC	NOSYNC	LBLK	WSHORT	SBLK	ERABLK	UCEBLK
	1	1	0	1	R13	STAT1	MINERA	SECERA	BLKERA	MODERA	SH0ERA	SH1ERA	SH2ERA	SH3ERA
	1	1	1	0	R14	STAT2	RMOD3	RMOD2	RMOD1	RMOD0	MODE	NOCOR	RFORM1	RFORM0
	1	1	1	1	R15	STAT3	$\overline{VALST}$	WLONG	CBLK	×	×	×	×	×

Note
× = don't care

Write registers

RS	Register						Bit position							
	Address				Number	Name	7	6	5	4	3	2	1	0
0	×	×	×	×	-	AR	×	×	×	×	A3	A2	A1	A0
1	0	0	0	0	R0	SBOUT	msb							lsb
	0	0	0	1	R1	IFCTRL	CMDIEN	DTEIEN	DECIEN	$\overline{\text{CMDBK}}$	$\overline{\text{DTWAI}}$	$\overline{\text{STWAI}}$	DOUTEN	SOUTEN
	0	0	1	0	R2	DBCL	B7	B6	B5	B4	B3	B2	B1	B0
	0	0	1	1	R3	DBCH	×	×	×	×	B11	B10	B9	B8
	0	1	0	0	R4	DACL	A7	A6	A5	A4	A3	A2	A1	A0
	0	1	0	1	R5	DACH	A15	A14	A13	A12	A11	A10	A9	A8
	0	1	1	0	R6	DTTRG	×	×	×	×	×	×	×	×
	0	1	1	1	R7	DTACK	×	×	×	×	×	×	×	×
	1	0	0	0	R8	WAL	A7	A6	A5	A4	A3	A2	A1	A0
	1	0	0	1	R9	WAH	A15	A14	A13	A12	A11	A10	A9	A8
	1	0	1	0	R10	CTRL0	DECEN	×	ED1RQ	AUTORQ	ERAMRQ	WRRQ	ORQ	PRQ
	1	0	1	1	R11	. CTRL1	SYIEN	SYDEN	DSCREN	COWREN	MOORQ	FORMRQ	MBCKRQ	SHDREN
	1	1	0	0	R12	PTL	A7	A6	A5	A4	A3	A2	A1	A0
	1	1	0	1	R13	PTH	A15	A14	A13	A12	A11	A10	A9	A8
	1	1	1	0	R14	CTRL2	×	×	×	×	×	ERAMSL	STENCTL	STENTRG
	1	1	1	1	R15	RESET	×	×	×	×	×	×	×	×

Note
× = don't care

Control register 2 (CTRL2)

CTRL2 comprises the ERAMSL, STENCTL and STENTRG register bits and five unassigned bits.

ERAMSL controls the internal erasure-correction RAM operation. When ERAMSL is 0, the RAM is enabled and when 1, disabled. ERAMSL is set to 0 following a reset.

STENCTL controls the $\overline{\text{STEN}}$ output mode. When STENCTL is 0, $\overline{\text{STEN}}$ goes LOW after the controlling microprocessor has written one byte to the status FIFO. This is the same as LC8951 operation. When STENCTL is 1, $\overline{\text{STEN}}$ goes LOW only when the controlling microprocessor writes 0 to the STENTRG register, usually after the microprocessor has written multiple bytes to the status FIFO. STENTRG is automatically set to 1 and $\overline{\text{STEN}}$ set HIGH after the host computer reads the last byte from the status FIFO.

STENCTL is set to 0 following a reset.