

LD1022

16 Channel Constant Current LED Driver

Ver. 1.0 / Mar. 2009

This document is a general product description and is subject to change without notice.
LDT Inc. does NOT assume any responsibility for use of circuits described.



LD1022 Revision History

Version	Contents	Transfer Date
1.0	- First Version	2009.03.05


DESCRIPTION

LD1022 is designed for LED displays with output current gain control. LD1022 contains a serial buffer and data latches, which convert serial input data into parallel output format. At LD1022 output stage, sixteen regulated current ports are designed to provide constant current sinks for driving LEDs within a wide range of Vf variations.

FEATURES

- 16 constant current output channels
- Constant current output range: 5mA ~ 70mA
- Output current adjustable through an external resistor
- 8-bit programmable output current control
- Output current accuracy:
 - between channels: $\pm 1.0\%$ ($25\text{mA} < I_{\text{out}} < 70\text{mA}$)
 - $\pm 1.3\%$ ($3\text{mA} < I_{\text{out}} < 24\text{mA}$)
 - between ICs : $\pm 3.0\%$
- 25MHz clock frequency
- Fast response of output current, Pulse width: 50nS
- 3V ~ 5V supply voltage
- Pb-free Package: SSOP24 (150) with two kinds of pin assignments


PIN CONNECTION (TOP VIEW)




ORDERING INFORMATION

PART NUMBER	PACKAGE	TA
LD1022-SS	24 SSOP	-40°C to 85 °C
LD1022-SP	24 SOP	-40°C to 85 °C

BLOCK DIAGRAM



TIMING DIAGRAM

NORMAL MODE TRUTH TABLE

CLK	LE	OE	SDI	OUT0 ... OUT7 ... OUT15	SDO
§	H	L	D_n	$D_n \dots D_{n-7} \dots D_{n-15}$	D_{n-15}
X	L	L	D_{n+1}	No change	D_{n-14}
§	H	L	D_{n+2}	$D_{n+2} \dots D_{n-5} \dots D_{n-13}$	D_{n-13}
X	X [*]	L	D_{n+3}	$D_{n+2} \dots D_{n-5} \dots D_{n-13}$	D_{n-13}
X	X [*]	H	D_{n+4}	OFF	D_{n-12}





§ When LE is high at the rising edge of the 16th CLK, data from SDI will latch into the 16-bit output latch at the falling edge of LE

* The operation of is independent to the interface signals (CLK, SDI, SDO), an unstable period of t_{pLH2} or t_{pHL2} will appear at when new 16-bit data is latched with valid LE (see timing diagram for Normal mode)

New data appear at SDO will have delay time of t_{pLH} or t_{pHL} from rising edge of CLK only

TERMINAL DESCRIPTION

Pin No.	Pin Name	Function
1	GND	Ground terminal for control logic and current sink
2	SDI	Serial-data input to the Shift Register
3	CLK	Clock input terminal for data shift on rising edge
4	LE	Data strobe input terminal Serial data is latched at the falling edge of LE Also, a control signal input for Current Adjust mode
5~20	IOUT0 ~ IOUT15	Constant current output terminals
21	OEB	Output enable terminal When (active) low, the output drivers are enabled; when high, all output drivers are turned OFF (blanked).
22	SDO	Serial-data output to the following SDI of next driver IC
23	R-EXT	Input terminal used to connect an external resistor for setting up all output current
24	VDD	5V supply voltage terminal

EQUIVALENT CIRCUIT OF INPUTS AND OUTPUTS
OEB terminal

2. LE terminal

3. CLK, SDI terminal

4. SDO terminal


MAXIMUM RATINGS

(Ta = 25°C unless otherwise noted)

Characteristic		Symbol	Rating	Unit
Supply Voltage		V_{DD}	0 ~ 7.0	V
Output Voltage		V_{OUT}	-0.5 ~ 7.0	V
Output Current		I_{OUT}	80	mA
Input Voltage		V_{IN}	-0.4 ~ $V_{DD} + 0.4$	V
GND Terminal Current		I_{GND}	1120	mA
CLOCK Frequency		F_{CLK}	25	MHz
Power Dissipation (On PCB, TA = 25)	SOP	P_D	1.67	W
	SSOP		1.48	
Thermal Resistance (On PCB, TA = 25)	SOP	$R_{th(j-a)}$	75	/W
	SSOP		85	
Operation Temperature		T_{opr}	-40 ~ 85	
Storage Temperature		T_{stg}	-55 ~ 150	

ELECTRICAL CHARACTERISTICS



(Ta = 25°C unless otherwise noted)


Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Supply Voltage	VDD		3.0	5.0	5.5	V
Output Voltage	VDS	~			5.5	V
Output Current	IOUT	Refer to DC Test Circuit	3		50	mA
	IOH	SDO			-1.0	mA
	IOL	SDO			1.0	mA
Input Voltage	VIH	CLK, , LE and SDI	0.8VDD		VDD+0.3V	V
	VIL	CLK,, LE and SDI	-0.3		0.3*VDD	V
LE Pulse Width	tw(L)	Normal Mode VDD=4.5 ~ 5.5V	20			ns
Pulse Width	tw(OE)		50			ns
CLK Pulse Width	tw(CLK)		20			ns
Setup Time for SDI	tsu(D)		5			ns
Hold Time for SDI	th(D)		10			ns
Setup Time for LE	tsu(L)		15			ns
Hold Time for LE	th(L)		15			ns
CLK Pulse Width	tw(CLK)	Current Adjust Mode VDD=4.5 ~ 5.5V	20			ns
Setup Time for LE	tsu(CA)		15			ns
Hold Time for LE	th(CA)		15			ns
Clock Frequency	FCLK	Cascade Operation			25.0	MHz
Power Dissipation	PD	Ta=85°C			tbd	W

SWITCHING CHARACTERISTICS ($V_{DD}=5.0V$)


(Ta = 25°C unless otherwise noted)

Characteristic		Symbol	Condition	Min.	Typ.	Max.	Unit
Propagation Delay Time ("L" to "H")	CLK -	tpLH1	VDD=5.0 V VDS=1.5 V VIH=VDD VIL=GND R-ext=360 VL=4.0 V RL=50 CL=10 pF		50	100	ns
	LE -	tpLH2			50	100	ns
	-	tpLH3			40	45	ns
	CLK - SDO	tpLH		15	20		ns
Propagation Delay Time ("H" to "L")	CLK -	tpHL1			100	150	ns
	LE -	tpHL2			100	150	ns
	-	tpHL3			40	45	ns
	CLK - SDO	tpHL		15	20		ns
Pulse Width	CLK	tw(CLK)			20		ns
	LE	tw(L)			20		ns
		tw(OE)			50		ns
		twH(OE)			50		ns
Delay time	LE -	tLEOE			200		ns
Hold Time for LE (Normal Mode)		th(L)			10		ns
Setup Time for LE (Normal Mode)		tsu(L)			10		ns
Setup Time for LE (Current Adjust Mode)		tfall			10		ns
Maximum CLK Rise Time		tr**				500	ns
Maximum CLK Fall Time		tf**				500	ns
Output Rise Time of Iout		tor			15	20	ns
Output Fall Time of Iout		tof			15	20	ns

DC CHARACTERISTIC TEST CIRCUIT

AC CHARACTERISTIC TEST CIRCUIT


TIMING WAVEFORM
NORMAL MODE


Entering Current Adjust Mode



* The falling edge of LE should be appeared before t FALL

ADJUSTING OUTPUT CURRENT


The output current is determined by an external resistor. The relationship between I_{OUT} and R_{EXT} is as follows;

When VDD = 5V

$$I_{OUT}[A] = \{1.16/(90+R_{EXT})\} * 22$$


When VDD = 3.3V

$$I_{OUT}[A] = \{1.16/(90+R_{EXT})\} * 21$$



Current Adjust Mode

During current adjust mode, the system controller should send 16bit of data including the 8-bit current adjust code (bit0 to bit7) to the SDI pin. Once LE holds high for 16 CLK cycles, sampling at every rising edge of CLK, BCT5028 will re-direct the contents stored in the Shift Register to a 16-bit Configuration Latch CR [15:0] rather than the 16-bit Output Latch in a Normal mode. Pin OE always enables the output port no matter BCT5028 enters a Current Adjust mode or not.

1. Configuration Register (CR [15:0])

2. Current Gain Table

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	bit setting
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1
-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-
1	1	1	1	1	1	0	1	253
1	1	1	1	1	1	1	0	254
1	1	1	1	1	1	1	1	255

Default setting: FFh

$$I_{out} = [Bit_setting + 72] / [18 \cdot R_{ext}]$$

Where R_{ext}: External Resistor

Bit setting: Current Value

For Example:

Example 1:

If R_{ext} = 360 ohm;

CR<7:0>=00H will provide 11.11mA

CR<7:0>=FFH will provide 50.46mA

Example 2:

If R_{ext} = 1000 ohm;


CR<7:0>=00H will provide 4.00mA


CR<7:0>=FFH will provide 18.17mA

CONSTANT OUTPUT CURRENT

The LD1022 provides a constant current output characteristics for LED display application. The pin to pin deviation is max +/- 1.5% and chip to chip deviation is max +/- 3%.

When VDD = 5.0V



LED SUPPLY VOLTAGE(VLED)


It is very important to select the proper value of Load Resistor(R_L). Because the optimal V_{OUT} value guarantees the constant output current and long life time of LED driver IC without over power consumption.

For example, let's calculate the Load Resistor value at $V_{LED}=5V$, $I_{out}=20mA$, LED Forward Voltage(V_f)=3V.




- 1) The full current of LD1022 = $20mA \times 16$ (channels) = 320mA
- 2) The power consumption is $320mA \times V_{OUT}$ voltage.
 - when $V_{OUT} = 1V$, the power consumption is 320mW.
 - when $V_{OUT} = 2V$, the power consumption is 640mW.

$$\begin{aligned}
 \text{Therefore, the Load Resistor } (R_L) &= (V_{LED} - V_{OUT} - V_f) / I_{out} \\
 &= (5V - V_{OUT} - 3V) / 20mA \\
 &= \underline{50} \text{ (When } V_{OUT} = 1V)
 \end{aligned}$$

PACKAGE POWER DISSIPATION(PD)


The LD1022 provides many package types such as 24-SOP package and 24-SSOP package. The maximum allowable package power dissipation is determined as $PD(max) = (T_j - T_a) / R_{\theta_{JA}}$. When 16 output channels are turned on simultaneously, the actual power dissipation of package is $PD(act) = (I_{DD} \times V_{DD}) + (I_{OUT} \times Duty \times V_{OUT} \times 16)$. Therefore, to keep that $PD(act)$ is less than $PD(max)$. The maximum allowable output current as a function of duty cycle is:

$$I_{OUT} = \{[(T_j - T_a) / R_{\theta_{JA}}] - (I_{DD} \times V_{DD})\} / V_{OUT} / Duty / 16 \text{ where } T_j = 150C$$





APPLICATION CIRCUIT1



Four chips are connected in cascade configuration, data are programmed in current adjust mode then follow by normal mode.




Example on data written in sequence




APPLICATION CIRCUIT 2 (16x2 Static Type)

Data & Control Signal Connection for 16x2 Static Type Application


Timing Diagram for Application Circuit 2 (16x2 Static Type)

Timing Diagram for Application Circuit 2 (16x2 Static Type) : Another Case



APPLICATION CIRCUIT 2 (16x16 Dynamic Type)





Data & Control Signal Connection for 16x16 Dynamic Type Application

Timing Diagram for Application Circuit 2 (16x16 Dynamic Type)


APPLICATION CIRCUIT 3 (32x16 Dynamic Type)

Data & Control Signal Connection for 32x16 Dynamic Type Application

Timing Diagram for Application Circuit 3 (32x16 Dynamic Type)


PACKAGE INFORMATION
LD1022-SP (SOP 24)


LD1022-SS (SSOP 24)


The products listed herein are designed for ordinary electronic applications, such as electrical applications, audio-visual equipment, communications devices and so on. Hence, it is advisable that the devices should not be used in medical instrument, surgical implants, aerospace machinery, nuclear power control systems, disaster/crime-prevention equipment and the like. Misusing those products may directly or indirectly endanger human life, or cause injury and property loss.

LDT will not take any responsibilities regarding the misuse of the products mentioned above. Anyone who purchases any products described herein with the above-mentioned intention or with such misused application should accept full responsibility and indemnify. LDT and its distributors and all their officers and employees shall defend jointly and severally against any and all claims and litigation and all damages, cost and associated with such intention and manipulation.