

LH168M

384-output TFT-LCD Source Driver IC

DESCRIPTION


The LH168M is a 384-output TFT-LCD source driver IC which can simultaneously display 262 144 colors in 64 gray scales.

FEATURES

- Number of LCD drive outputs : 384
- Built-in 6-bit digital input DAC
- Dot-inversion drive : Outputs the inverted gray scale voltages between LCD drive pins next to each other
- RSDS™*(Reduced Swing Differential Signaling) input interface (Data and CK) : Possible to reduce Electro-Magnetic Interference (EMI)
- Possible to display 262 144 colors in 64 gray scales with reference voltage input of 18 gray scales : This reference voltage input corresponds to γ correction and intermediate reference voltage input can be abbreviated
- Cascade connection
- Sampling sequence :
Output shift direction can be selected
XO₁, YO₁, ZO₁→XO₁₂₈, YO₁₂₈, ZO₁₂₈ or
ZO₁₂₈, YO₁₂₈, XO₁₂₈→ZO₁, YO₁, XO₁
- Shift clock frequency : 68 MHz (MAX.)
- Supply voltages
 - V_{CC} (for logic system) : +3.0 to +3.6 V
 - V_{LS} (for LCD drive system) : +12 V (MAX.)
- Package : 434-pin TCP (Tape Carrier Package)

* RSDS is a trademark of National Semiconductor Corporation.
SHARP recommends FPD87310 of National Semiconductor Corporation as a timing controller for RSDS™.


PIN CONNECTIONS



PIN DESCRIPTION

| PIN NO. | SYMBOL | I/O | DESCRIPTION |
|----------------|---------------|------------|--|
| 1 to 384 | XO1-ZO128 | O | LCD drive output pins |
| 385 | SPIO | I/O | Start pulse input/cascade output pin |
| 386 to 391 | Z2N-Z0P | I | Data input pins |
| 392 to 397 | Y2N-Y0P | I | Data input pins |
| 398, 399 | Vcc | – | Power supply pins for digital circuit |
| 400 | LBR | I | Shift direction selection input pin |
| 401 to 409 | VL0-VL64 | I | Reference voltage input pins |
| 410 | VLs | – | Power supply pin for analog circuit |
| 411, 421, 422 | GND | – | Ground pins |
| 412 to 420 | VH64-VH0 | I | Reference voltage input pins |
| 423, 424 | CKN, CKP | I | Shift clock input pins |
| 425 | LS | I | Latch input pin |
| 426 | REV | I | LCD drive output polarity exchange input pin |
| 427 | POL | I | Input data polarity exchange input pin |
| 428 to 433 | X2N-X0P | I | Data input pins |
| 434 | SPOI | I/O | Start pulse input/cascade output pin |

BLOCK DIAGRAM



FUNCTIONAL OPERATIONS OF EACH BLOCK

| BLOCK | FUNCTION |
|--------------------------------------|--|
| Shift Register | Used as a bi-directional shift register which performs the shifting operation by CK and selects bits for data sampling. |
| Data Latch | Used to temporary latch the input data which is sent to the sampling memory. |
| Comparator | Convert low voltage input signal into internal [CMOS level] voltage input signal. |
| Sampling Memory | Used to sample the data to be entered by time sharing. |
| Hold Memory | Used for latch processing of data in the sampling memory by LS input. |
| Level Shifter | Used to shift the data in the hold memory to the power supply level of the analog circuit unit and sends the shifted data to DA converter. |
| Reference Voltage Generation Circuit | Used to generate a gamma-connected 64 x 2-level voltage by the resistor dividing circuit. |
| DA Converter | Used to generate an analog signal according to the display data and sends the signal to the output circuit. |
| Output Circuit | Used as a voltage follower, configured with an operational amplifier and an output buffer, which outputs analog signals of 64 x 2 gray scales to LCD drive output pin. |

INPUT/OUTPUT CIRCUITS




Fig. 1 Input Circuit (1)




Fig. 2 Input Circuit (2)




Fig. 3 Input Circuit (3)




Fig. 4 Input/Output Circuit




Fig. 5 Output Circuit

FUNCTIONAL DESCRIPTION

Pin Functions

| SYMBOL | FUNCTIONS |
|---------------------------------------|--|
| VCC | Used as power supply pin for digital circuit, connected to +3.0 to +3.6 V. |
| VLS | Used as power supply pin for analog circuit, connected to +8.0 to +12.0 V. |
| GND | Used as ground pin, connected to 0 V. |
| SPIO SPOI | Used as input pins of start pulse and also used as output pins for cascade connection. When "H" is input into start pulse input pin, data sampling is started. On completion of sampling, "H" pulse is output to output pin for cascade connection. Pin functions are selected by LBR. For selecting, refer to "Functional Operations" . |
| LBR | Used as input pin for selecting the shift register direction. For selecting, refer to "Functional Operations" . |
| LS | Used as input pin for parallel transfer from sampling memory to hold memory. Data is transferred at the rising edge and output from LCD drive output pin. |
| CKP CKN | Used as shift clock input pin. Data is latched into sampling memory from data input pin at the falling edge and the rising edge. (Use RSDS input voltage : 0 V to Vcc - 1.0 V) |
| VH0-VH64 VL0-VL64 | Used as reference voltage input pins. Hold the reference voltage fixed during the period of LCD drive output. For relation between input data and output voltage values, refer to "Output Voltage Value" . For internal gamma correction, refer to "Gamma Correction Value" . Observe the following relation for input voltage. $V_{LS} > V_{H0} \geq V_{H8} \geq \dots \geq V_{H64} \geq V_{L64} \geq V_{L56} \geq \dots \geq V_{L0} > GND.$ |
| X0P-X2N Y0P-Y2N Z0P-Z2N | Used as data input pins of R, G, and B colors. 3-bit data are input from data pins at the falling edge and the rising edge of CKP (CKN). For relation between input data and output voltage values, refer to "Functional Operations" and "Output Voltage Value" . Select the data to be entered into X, Y, and Z according to picture element arrays of the panel. |
| XO1-XO128, YO1-YO128, ZO1-ZO128 | Used as LCD drive output pins which output the voltage corresponding to the input of data input pins (X0P to X2N, Y0P to Y2N, Z0P to Z2N). Data of XO1 to XO128 correspond to X0P to X2N. Data of YO1 to YO128 correspond to Y0P to Y2N, and data of ZO1 to ZO128 correspond to Z0P to Z2N. For relation between input data and output voltage values, refer to "Functional Operations" and "Output Voltage Value" . |

| SYMBOL | FUNCTIONS |
|--------|--|
| POL | Used as input pin for input data polarity exchange. When "L" is entered, display data becomes normal mode. When "H" is entered, input data becomes polarity exchange mode. For relation between input data and output voltage value, refer to " Output Voltage Value ". These pins are pulled down at the inside. |
| REV | Used as polarity exchange pin of LCD drive output. Data is taken at the term when LS is "H" and the output polarity of LCD drive output pin is determined. For exchanging, refer to " Output Characteristics ". |

Functional Operations

The following describes the relation between data input pin and output direction.

| Data input pin | X0P-X2N | Y0P-Y2N | Z0P-Z2N | | X0P-X2N | Y0P-Y2N | Z0P-Z2N |
|------------------|---------|---------|---------|-------|---------|---------|---------|
| Output direction | XO1 | YO1 | ZO1 | | XO128 | YO128 | ZO128 |

The following describes the relation between LBR pin, SPOI pin, SPIO pin and output direction

| PIN | OUTPUT DIRECTION | |
|------|---|--|
| | RIGHT SHIFT (XO1, YO1, ZO1→XO128, YO128, ZO128) | LEFT SHIFT (ZO128, YO128, XO128→ZO1, YO1, XO1) |
| LBR | H | L |
| SPOI | Input | Output |
| SPIO | Output | Input |

NOTE :

Color data corresponding to X, Y, and Z vary depending on the output direction.

Output Characteristics


The following describes the relation between REV pin and output polarity of LCD drive pin.

| REV | "H" | "L" |
|-------|-----|-----|
| XO1 | + | - |
| YO1 | - | + |
| ZO1 | + | - |
| XO2 | - | + |
| YO2 | + | - |
| ZO2 | - | + |
| XO3 | + | - |
| YO3 | - | + |
| ZO3 | + | - |
| XO4 | - | + |
| YO4 | + | - |
| ZO4 | - | + |
| : | : | : |
| XO125 | + | - |
| YO125 | - | + |
| ZO125 | + | - |
| XO126 | - | + |
| YO126 | + | - |
| ZO126 | - | + |
| XO127 | + | - |
| YO127 | - | + |
| ZO127 | + | - |
| XO128 | - | + |
| YO128 | + | - |
| ZO128 | - | + |

NOTES :

- + : The gray scale voltages corresponding to reference voltage VH₀ to VH₆₄ are outputs.
- : The gray scale voltages corresponding to reference voltage VL₀ to VL₆₄ are outputs.

Timing Diagram



Output Voltage Value

Two voltages are selected from all of the reference voltages (V₀-V₆₄) by the upper 3-bit data (D₅, D₄ and D₃) of the 6-bit input data (D₅, D₄, D₃, D₂, D₁ and D₀) taken by time sharing, and intermediate value is determined by the lower 3-bit data (D₂, D₁

and D₀). The V_i is a reference voltage (VH_i or VL_i) that is determined by the polarity exchange input (REV). Relation between input data and output voltage values is shown below.

$$(i = 0, 8, 16, 24, 32, 40, 48, 56, 64)$$

(1) Output voltage when reference voltage is VH₀ to VH₆₄.

| INPUT DATA | OUTPUT VOLTAGE | | INPUT DATA | OUTPUT VOLTAGE | |
|------------|---|---|------------|---|---|
| | POL = "L" | POL = "H" | | POL = "L" | POL = "H" |
| 0 | VH ₀ | VH ₆₄ + (VH ₅₆ - VH ₆₄) x 1/8 | 20 | VH ₃₂ | VH ₃₂ + (VH ₂₄ - VH ₃₂) x 1/8 |
| 1 | VH ₈ + (VH ₀ - VH ₈) x 7/8 | VH ₆₄ + (VH ₅₆ - VH ₆₄) x 2/8 | 21 | VH ₄₀ + (VH ₃₂ - VH ₄₀) x 7/8 | VH ₃₂ + (VH ₂₄ - VH ₃₂) x 2/8 |
| 2 | VH ₈ + (VH ₀ - VH ₈) x 6/8 | VH ₆₄ + (VH ₅₆ - VH ₆₄) x 3/8 | 22 | VH ₄₀ + (VH ₃₂ - VH ₄₀) x 6/8 | VH ₃₂ + (VH ₂₄ - VH ₃₂) x 3/8 |
| 3 | VH ₈ + (VH ₀ - VH ₈) x 5/8 | VH ₆₄ + (VH ₅₆ - VH ₆₄) x 4/8 | 23 | VH ₄₀ + (VH ₃₂ - VH ₄₀) x 5/8 | VH ₃₂ + (VH ₂₄ - VH ₃₂) x 4/8 |
| 4 | VH ₈ + (VH ₀ - VH ₈) x 4/8 | VH ₆₄ + (VH ₅₆ - VH ₆₄) x 5/8 | 24 | VH ₄₀ + (VH ₃₂ - VH ₄₀) x 4/8 | VH ₃₂ + (VH ₂₄ - VH ₃₂) x 5/8 |
| 5 | VH ₈ + (VH ₀ - VH ₈) x 3/8 | VH ₆₄ + (VH ₅₆ - VH ₆₄) x 6/8 | 25 | VH ₄₀ + (VH ₃₂ - VH ₄₀) x 3/8 | VH ₃₂ + (VH ₂₄ - VH ₃₂) x 6/8 |
| 6 | VH ₈ + (VH ₀ - VH ₈) x 2/8 | VH ₆₄ + (VH ₅₆ - VH ₆₄) x 7/8 | 26 | VH ₄₀ + (VH ₃₂ - VH ₄₀) x 2/8 | VH ₃₂ + (VH ₂₄ - VH ₃₂) x 7/8 |
| 7 | VH ₈ + (VH ₀ - VH ₈) x 1/8 | VH ₅₆ | 27 | VH ₄₀ + (VH ₃₂ - VH ₄₀) x 1/8 | VH ₂₄ |
| 8 | VH ₈ | VH ₅₆ + (VH ₄₈ - VH ₅₆) x 1/8 | 28 | VH ₄₀ | VH ₂₄ + (VH ₁₆ - VH ₂₄) x 1/8 |
| 9 | VH ₁₆ + (VH ₈ - VH ₁₆) x 7/8 | VH ₅₆ + (VH ₄₈ - VH ₅₆) x 2/8 | 29 | VH ₄₈ + (VH ₄₀ - VH ₄₈) x 7/8 | VH ₂₄ + (VH ₁₆ - VH ₂₄) x 2/8 |
| A | VH ₁₆ + (VH ₈ - VH ₁₆) x 6/8 | VH ₅₆ + (VH ₄₈ - VH ₅₆) x 3/8 | 2A | VH ₄₈ + (VH ₄₀ - VH ₄₈) x 6/8 | VH ₂₄ + (VH ₁₆ - VH ₂₄) x 3/8 |
| B | VH ₁₆ + (VH ₈ - VH ₁₆) x 5/8 | VH ₅₆ + (VH ₄₈ - VH ₅₆) x 4/8 | 2B | VH ₄₈ + (VH ₄₀ - VH ₄₈) x 5/8 | VH ₂₄ + (VH ₁₆ - VH ₂₄) x 4/8 |
| C | VH ₁₆ + (VH ₈ - VH ₁₆) x 4/8 | VH ₅₆ + (VH ₄₈ - VH ₅₆) x 5/8 | 2C | VH ₄₈ + (VH ₄₀ - VH ₄₈) x 4/8 | VH ₂₄ + (VH ₁₆ - VH ₂₄) x 5/8 |
| D | VH ₁₆ + (VH ₈ - VH ₁₆) x 3/8 | VH ₅₆ + (VH ₄₈ - VH ₅₆) x 6/8 | 2D | VH ₄₈ + (VH ₄₀ - VH ₄₈) x 3/8 | VH ₂₄ + (VH ₁₆ - VH ₂₄) x 6/8 |
| E | VH ₁₆ + (VH ₈ - VH ₁₆) x 2/8 | VH ₅₆ + (VH ₄₈ - VH ₅₆) x 7/8 | 2E | VH ₄₈ + (VH ₄₀ - VH ₄₈) x 2/8 | VH ₂₄ + (VH ₁₆ - VH ₂₄) x 7/8 |
| F | VH ₁₆ + (VH ₈ - VH ₁₆) x 1/8 | VH ₄₈ | 2F | VH ₄₈ + (VH ₄₀ - VH ₄₈) x 1/8 | VH ₁₆ |
| 10 | VH ₁₆ | VH ₄₈ + (VH ₄₀ - VH ₄₈) x 1/8 | 30 | VH ₄₈ | VH ₁₆ + (VH ₈ - VH ₁₆) x 1/8 |
| 11 | VH ₂₄ + (VH ₁₆ - VH ₂₄) x 7/8 | VH ₄₈ + (VH ₄₀ - VH ₄₈) x 2/8 | 31 | VH ₅₆ + (VH ₄₈ - VH ₅₆) x 7/8 | VH ₁₆ + (VH ₈ - VH ₁₆) x 2/8 |
| 12 | VH ₂₄ + (VH ₁₆ - VH ₂₄) x 6/8 | VH ₄₈ + (VH ₄₀ - VH ₄₈) x 3/8 | 32 | VH ₅₆ + (VH ₄₈ - VH ₅₆) x 6/8 | VH ₁₆ + (VH ₈ - VH ₁₆) x 3/8 |
| 13 | VH ₂₄ + (VH ₁₆ - VH ₂₄) x 5/8 | VH ₄₈ + (VH ₄₀ - VH ₄₈) x 4/8 | 33 | VH ₅₆ + (VH ₄₈ - VH ₅₆) x 5/8 | VH ₁₆ + (VH ₈ - VH ₁₆) x 4/8 |
| 14 | VH ₂₄ + (VH ₁₆ - VH ₂₄) x 4/8 | VH ₄₈ + (VH ₄₀ - VH ₄₈) x 5/8 | 34 | VH ₅₆ + (VH ₄₈ - VH ₅₆) x 4/8 | VH ₁₆ + (VH ₈ - VH ₁₆) x 5/8 |
| 15 | VH ₂₄ + (VH ₁₆ - VH ₂₄) x 3/8 | VH ₄₈ + (VH ₄₀ - VH ₄₈) x 6/8 | 35 | VH ₅₆ + (VH ₄₈ - VH ₅₆) x 3/8 | VH ₁₆ + (VH ₈ - VH ₁₆) x 6/8 |
| 16 | VH ₂₄ + (VH ₁₆ - VH ₂₄) x 2/8 | VH ₄₈ + (VH ₄₀ - VH ₄₈) x 7/8 | 36 | VH ₅₆ + (VH ₄₈ - VH ₅₆) x 2/8 | VH ₁₆ + (VH ₈ - VH ₁₆) x 7/8 |
| 17 | VH ₂₄ + (VH ₁₆ - VH ₂₄) x 1/8 | VH ₄₀ | 37 | VH ₅₆ + (VH ₄₈ - VH ₅₆) x 1/8 | VH ₈ |
| 18 | VH ₂₄ | VH ₄₀ + (VH ₃₂ - VH ₄₀) x 1/8 | 38 | VH ₅₆ | VH ₈ + (VH ₀ - VH ₈) x 1/8 |
| 19 | VH ₃₂ + (VH ₂₄ - VH ₃₂) x 7/8 | VH ₄₀ + (VH ₃₂ - VH ₄₀) x 2/8 | 39 | VH ₆₄ + (VH ₅₆ - VH ₆₄) x 7/8 | VH ₈ + (VH ₀ - VH ₈) x 2/8 |
| 1A | VH ₃₂ + (VH ₂₄ - VH ₃₂) x 6/8 | VH ₄₀ + (VH ₃₂ - VH ₄₀) x 3/8 | 3A | VH ₆₄ + (VH ₅₆ - VH ₆₄) x 6/8 | VH ₈ + (VH ₀ - VH ₈) x 3/8 |
| 1B | VH ₃₂ + (VH ₂₄ - VH ₃₂) x 5/8 | VH ₄₀ + (VH ₃₂ - VH ₄₀) x 4/8 | 3B | VH ₆₄ + (VH ₅₆ - VH ₆₄) x 5/8 | VH ₈ + (VH ₀ - VH ₈) x 4/8 |
| 1C | VH ₃₂ + (VH ₂₄ - VH ₃₂) x 4/8 | VH ₄₀ + (VH ₃₂ - VH ₄₀) x 5/8 | 3C | VH ₆₄ + (VH ₅₆ - VH ₆₄) x 4/8 | VH ₈ + (VH ₀ - VH ₈) x 5/8 |
| 1D | VH ₃₂ + (VH ₂₄ - VH ₃₂) x 3/8 | VH ₄₀ + (VH ₃₂ - VH ₄₀) x 6/8 | 3D | VH ₆₄ + (VH ₅₆ - VH ₆₄) x 3/8 | VH ₈ + (VH ₀ - VH ₈) x 6/8 |
| 1E | VH ₃₂ + (VH ₂₄ - VH ₃₂) x 2/8 | VH ₄₀ + (VH ₃₂ - VH ₄₀) x 7/8 | 3E | VH ₆₄ + (VH ₅₆ - VH ₆₄) x 2/8 | VH ₈ + (VH ₀ - VH ₈) x 7/8 |
| 1F | VH ₃₂ + (VH ₂₄ - VH ₃₂) x 1/8 | VH ₃₂ | 3F | VH ₆₄ + (VH ₅₆ - VH ₆₄) x 1/8 | VH ₀ |


(2) Output voltage when reference voltage is VL0 to VL64.

| INPUT DATA | OUTPUT VOLTAGE | | INPUT DATA | OUTPUT VOLTAGE | |
|------------|--|--|------------|--|--|
| | POL = "L" | POL = "H" | | POL = "L" | POL = "H" |
| 0 | VL0 | $VL_{64} + (VL_{56} - VL_{64}) \times 1/8$ | 20 | VL32 | $VL_{32} + (VL_{24} - VL_{32}) \times 1/8$ |
| 1 | $VL_8 + (VL_0 - VL_8) \times 7/8$ | $VL_{64} + (VL_{56} - VL_{64}) \times 2/8$ | 21 | $VL_{40} + (VL_{32} - VL_{40}) \times 7/8$ | $VL_{32} + (VL_{24} - VL_{32}) \times 2/8$ |
| 2 | $VL_8 + (VL_0 - VL_8) \times 6/8$ | $VL_{64} + (VL_{56} - VL_{64}) \times 3/8$ | 22 | $VL_{40} + (VL_{32} - VL_{40}) \times 6/8$ | $VL_{32} + (VL_{24} - VL_{32}) \times 3/8$ |
| 3 | $VL_8 + (VL_0 - VL_8) \times 5/8$ | $VL_{64} + (VL_{56} - VL_{64}) \times 4/8$ | 23 | $VL_{40} + (VL_{32} - VL_{40}) \times 5/8$ | $VL_{32} + (VL_{24} - VL_{32}) \times 4/8$ |
| 4 | $VL_8 + (VL_0 - VL_8) \times 4/8$ | $VL_{64} + (VL_{56} - VL_{64}) \times 5/8$ | 24 | $VL_{40} + (VL_{32} - VL_{40}) \times 4/8$ | $VL_{32} + (VL_{24} - VL_{32}) \times 5/8$ |
| 5 | $VL_8 + (VL_0 - VL_8) \times 3/8$ | $VL_{64} + (VL_{56} - VL_{64}) \times 6/8$ | 25 | $VL_{40} + (VL_{32} - VL_{40}) \times 3/8$ | $VL_{32} + (VL_{24} - VL_{32}) \times 6/8$ |
| 6 | $VL_8 + (VL_0 - VL_8) \times 2/8$ | $VL_{64} + (VL_{56} - VL_{64}) \times 7/8$ | 26 | $VL_{40} + (VL_{32} - VL_{40}) \times 2/8$ | $VL_{32} + (VL_{24} - VL_{32}) \times 7/8$ |
| 7 | $VL_8 + (VL_0 - VL_8) \times 1/8$ | VL56 | 27 | $VL_{40} + (VL_{32} - VL_{40}) \times 1/8$ | VL24 |
| 8 | VL8 | $VL_{56} + (VL_{48} - VL_{56}) \times 1/8$ | 28 | VL40 | $VL_{24} + (VL_{16} - VL_{24}) \times 1/8$ |
| 9 | $VL_{16} + (VL_8 - VL_{16}) \times 7/8$ | $VL_{56} + (VL_{48} - VL_{56}) \times 2/8$ | 29 | $VL_{48} + (VL_{40} - VL_{48}) \times 7/8$ | $VL_{24} + (VL_{16} - VL_{24}) \times 2/8$ |
| A | $VL_{16} + (VL_8 - VL_{16}) \times 6/8$ | $VL_{56} + (VL_{48} - VL_{56}) \times 3/8$ | 2A | $VL_{48} + (VL_{40} - VL_{48}) \times 6/8$ | $VL_{24} + (VL_{16} - VL_{24}) \times 3/8$ |
| B | $VL_{16} + (VL_8 - VL_{16}) \times 5/8$ | $VL_{56} + (VL_{48} - VL_{56}) \times 4/8$ | 2B | $VL_{48} + (VL_{40} - VL_{48}) \times 5/8$ | $VL_{24} + (VL_{16} - VL_{24}) \times 4/8$ |
| C | $VL_{16} + (VL_8 - VL_{16}) \times 4/8$ | $VL_{56} + (VL_{48} - VL_{56}) \times 5/8$ | 2C | $VL_{48} + (VL_{40} - VL_{48}) \times 4/8$ | $VL_{24} + (VL_{16} - VL_{24}) \times 5/8$ |
| D | $VL_{16} + (VL_8 - VL_{16}) \times 3/8$ | $VL_{56} + (VL_{48} - VL_{56}) \times 6/8$ | 2D | $VL_{48} + (VL_{40} - VL_{48}) \times 3/8$ | $VL_{24} + (VL_{16} - VL_{24}) \times 6/8$ |
| E | $VL_{16} + (VL_8 - VL_{16}) \times 2/8$ | $VL_{56} + (VL_{48} - VL_{56}) \times 7/8$ | 2E | $VL_{48} + (VL_{40} - VL_{48}) \times 2/8$ | $VL_{24} + (VL_{16} - VL_{24}) \times 7/8$ |
| F | $VL_{16} + (VL_8 - VL_{16}) \times 1/8$ | VL48 | 2F | $VL_{48} + (VL_{40} - VL_{48}) \times 1/8$ | VL16 |
| 10 | VL16 | $VL_{48} + (VL_{40} - VL_{48}) \times 1/8$ | 30 | VL48 | $VL_{16} + (VL_8 - VL_{16}) \times 1/8$ |
| 11 | $VL_{24} + (VL_{16} - VL_{24}) \times 7/8$ | $VL_{48} + (VL_{40} - VL_{48}) \times 2/8$ | 31 | $VL_{56} + (VL_{48} - VL_{56}) \times 7/8$ | $VL_{16} + (VL_8 - VL_{16}) \times 2/8$ |
| 12 | $VL_{24} + (VL_{16} - VL_{24}) \times 6/8$ | $VL_{48} + (VL_{40} - VL_{48}) \times 3/8$ | 32 | $VL_{56} + (VL_{48} - VL_{56}) \times 6/8$ | $VL_{16} + (VL_8 - VL_{16}) \times 3/8$ |
| 13 | $VL_{24} + (VL_{16} - VL_{24}) \times 5/8$ | $VL_{48} + (VL_{40} - VL_{48}) \times 4/8$ | 33 | $VL_{56} + (VL_{48} - VL_{56}) \times 5/8$ | $VL_{16} + (VL_8 - VL_{16}) \times 4/8$ |
| 14 | $VL_{24} + (VL_{16} - VL_{24}) \times 4/8$ | $VL_{48} + (VL_{40} - VL_{48}) \times 5/8$ | 34 | $VL_{56} + (VL_{48} - VL_{56}) \times 4/8$ | $VL_{16} + (VL_8 - VL_{16}) \times 5/8$ |
| 15 | $VL_{24} + (VL_{16} - VL_{24}) \times 3/8$ | $VL_{48} + (VL_{40} - VL_{48}) \times 6/8$ | 35 | $VL_{56} + (VL_{48} - VL_{56}) \times 3/8$ | $VL_{16} + (VL_8 - VL_{16}) \times 6/8$ |
| 16 | $VL_{24} + (VL_{16} - VL_{24}) \times 2/8$ | $VL_{48} + (VL_{40} - VL_{48}) \times 7/8$ | 36 | $VL_{56} + (VL_{48} - VL_{56}) \times 2/8$ | $VL_{16} + (VL_8 - VL_{16}) \times 7/8$ |
| 17 | $VL_{24} + (VL_{16} - VL_{24}) \times 1/8$ | VL40 | 37 | $VL_{56} + (VL_{48} - VL_{56}) \times 1/8$ | VL8 |
| 18 | VL24 | $VL_{40} + (VL_{32} - VL_{40}) \times 1/8$ | 38 | VL56 | $VL_8 + (VL_0 - VL_8) \times 1/8$ |
| 19 | $VL_{32} + (VL_{24} - VL_{32}) \times 7/8$ | $VL_{40} + (VL_{32} - VL_{40}) \times 2/8$ | 39 | $VL_{64} + (VL_{56} - VL_{64}) \times 7/8$ | $VL_8 + (VL_0 - VL_8) \times 2/8$ |
| 1A | $VL_{32} + (VL_{24} - VL_{32}) \times 6/8$ | $VL_{40} + (VL_{32} - VL_{40}) \times 3/8$ | 3A | $VL_{64} + (VL_{56} - VL_{64}) \times 6/8$ | $VL_8 + (VL_0 - VL_8) \times 3/8$ |
| 1B | $VL_{32} + (VL_{24} - VL_{32}) \times 5/8$ | $VL_{40} + (VL_{32} - VL_{40}) \times 4/8$ | 3B | $VL_{64} + (VL_{56} - VL_{64}) \times 5/8$ | $VL_8 + (VL_0 - VL_8) \times 4/8$ |
| 1C | $VL_{32} + (VL_{24} - VL_{32}) \times 4/8$ | $VL_{40} + (VL_{32} - VL_{40}) \times 5/8$ | 3C | $VL_{64} + (VL_{56} - VL_{64}) \times 4/8$ | $VL_8 + (VL_0 - VL_8) \times 5/8$ |
| 1D | $VL_{32} + (VL_{24} - VL_{32}) \times 3/8$ | $VL_{40} + (VL_{32} - VL_{40}) \times 6/8$ | 3D | $VL_{64} + (VL_{56} - VL_{64}) \times 3/8$ | $VL_8 + (VL_0 - VL_8) \times 6/8$ |
| 1E | $VL_{32} + (VL_{24} - VL_{32}) \times 2/8$ | $VL_{40} + (VL_{32} - VL_{40}) \times 7/8$ | 3E | $VL_{64} + (VL_{56} - VL_{64}) \times 2/8$ | $VL_8 + (VL_0 - VL_8) \times 7/8$ |
| 1F | $VL_{32} + (VL_{24} - VL_{32}) \times 1/8$ | VL32 | 3F | $VL_{64} + (VL_{56} - VL_{64}) \times 1/8$ | VL0 |

γ (Gamma) Correction Value

Between reference voltage input pins VH0 and VH64, 64 resistors are connected in series. And between reference voltage input pins VL0 and VL64, 64 resistors are connected in series. No resistor is connected between reference voltage input pins VH64 and VL64.

The γ correction curve is a broken line connected between intermediate voltage inputs (VH8, VH16, VH24, VH32, VH40, VH48, VH56, VL8, VL16, VL24, VL32, VL40, VL48 and VL56). Each γ correction value between the intermediate voltage inputs is divided into 8 parts by the same resistor.



The following shows the ratio of γ correction resistance, when R0 equals 1.

| | |
|----|------|
| R0 | 1.00 |
| R1 | 0.50 |
| R2 | 0.50 |
| R3 | 0.50 |
| R4 | 0.50 |
| R5 | 0.50 |
| R6 | 0.50 |
| R7 | 1.00 |

| | |
|-----|------|
| R8 | 1.00 |
| R9 | 0.50 |
| R10 | 0.50 |
| R11 | 0.50 |
| R12 | 0.50 |
| R13 | 0.50 |
| R14 | 0.50 |
| R15 | 1.00 |

PRECAUTIONS

Precautions when connecting or disconnecting the power supply

This IC has some power supply pins, so it may be permanently damaged by a high current which may flow if voltage is supplied to the LCD drive power supply while the logic system power supply is floating. Therefore, when connecting the power supply, observe the following sequence.

$V_{CC} \rightarrow$ logic input $\rightarrow V_{LS}, V_{H0}\text{-}V_{H64}, V_{L0}\text{-}V_{L64}$

When disconnecting the power supply, follow the reverse sequence.

Reference voltage input

The relation of the reference voltage input is shown here.

$V_{LS} > V_{H0} \geq V_{H8} \geq \dots \geq V_{H56} \geq V_{H64} \geq 0.5V_{LS} \geq V_{L64} \geq V_{L56} \geq \dots \geq V_{L8} \geq V_{L0} > GND$

Maximum ratings

When connecting or disconnecting the power supply, this IC must be used within the range of the absolute maximum ratings.

Target output load

This IC is designed for a 150 pF output load capacity. When using this IC for other than 150 pF panels, confirm the device is having no problem before using it.

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | SYMBOL | APPLICABLE PINS | RATING | UNIT | NOTE |
|---------------------|----------|--|------------------------|------|------|
| Supply voltage | V_{CC} | V_{CC} | -0.3 to +6.0 | V | 1, 2 |
| | V_{LS} | V_{LS} | -0.3 to +13.0 | V | |
| Input voltage | V_I | $V_{H0}\text{-}V_{L0}$ | -0.3 to $V_{LS} + 0.3$ | V | |
| | V_I | SPIO, SPOI, CKP, CKN, LS, REV, LBR, POL, XoP-X2N, YoP-Y2N, ZoP-Z2N | -0.3 to $V_{CC} + 0.3$ | V | |
| Output voltage | V_O | SPIO, SPOI | -0.3 to $V_{CC} + 0.3$ | V | |
| | V_O | XO1-ZO128 | -0.3 to $V_{LS} + 0.3$ | V | |
| Storage temperature | TSTG | | -45 to +125 | °C | |

NOTES :

1. $T_A = +25\text{ }^\circ\text{C}$
2. The maximum applicable voltage on any pin with respect to GND (0 V).

RECOMMENDED OPERATING CONDITIONS

| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT | NOTE |
|--------------------------------|-------------------------|-------------|------|----------------|------|------|
| Supply voltage | V_{CC} | +3.0 | | +3.6 | V | 1 |
| | V_{LS} | +8.0 | | +12.0 | V | |
| Reference voltage input | $V_{H0}\text{-}V_{H64}$ | $0.5V_{LS}$ | | $V_{LS} - 0.1$ | V | |
| | $V_{L0}\text{-}V_{L64}$ | +0.1 | | $0.5V_{LS}$ | V | |
| Clock frequency | fck | | | 68 | MHz | |
| LCD drive output load capacity | CL | | | 150 | pF | |
| Operating temperature | TOPR | -20 | | +75 | °C | |

NOTE :

1. The applicable voltage on any pin with respect to GND (0 V).

ELECTRICAL CHARACTERISTICS

DC Characteristics

(V_{CC} = +3.0 to +3.6 V, V_{LS} = +8.0 to +12.0 V, T_{OPR} = -20 to +75 °C)

| PARAMETER | SYMBOL | CONDITIONS | APPLICABLE PINS | MIN. | TYP. | MAX. | UNIT | NOTE |
|--|----------------------------------|--|---|--------------------|-----------------------|-----------------------|-----------------------|------|
| Input "Low" voltage | V _{IL} | | SPIO, SPOI, LS, LBR, | GND | | 0.3V _{CC} | V | |
| Input "High" voltage | V _{IH} | | REV, POL | 0.7V _{CC} | | V _{CC} | V | |
| RSDS Input "Low" voltage | V _{ILRSDS} | | X _{0P} -X _{2N} , Y _{0P} -Y _{2N} , Z _{0P} -Z _{2N} , CKP, CKN | | -200 | | mV | 1 |
| RSDS Input "High" voltage | V _{IHRSDS} | | | | 200 | | mV | |
| RSDS reference voltage | V _{COMRSDS} | | | | GND + 0.1 | 1.2 | V _{CC} - 1.2 | V |
| Output "Low" voltage | V _{OL} | I _{OL} = 0.3 mA | SPIO, SPOI | GND | | GND + 0.4 | V | |
| Output "High" voltage | V _{OH} | I _{OH} = -0.3 mA | | | V _{CC} - 0.4 | | V _{CC} | V |
| Input "Low" current | I _{ILL1} | | X _{0P} -X _{2N} , Y _{0P} -Y _{2N} , Z _{0P} -Z _{2N} , SPIO, SPOI, CKP, CKN, LS LBR, REV, POL | | | 10 | μA | |
| Input "High" current | I _{ILH1} | | X _{0P} -X _{2N} , Y _{0P} -Y _{2N} , Z _{0P} -Z _{2N} , SPIO, SPOI, CKP, CKN, LS, LBR | | | 10 | μA | |
| | I _{ILH2} | | POL | | | 400 | μA | |
| Supply current (In operation mode) | I _{CC1} | f _{CK} = 65 MHz f _{LS} = 50 kHz f _{REV} = 50 kHz (Data sampling state) | V _{CC} -GND | | | 14 | mA | |
| Supply current (In standby mode) | I _{CC2} | f _{CK} = 65 MHz f _{LS} = 50 kHz SPI = REV = GND is fixed. (Standby state) | | | | 2 | mA | |
| Supply current (In operation mode) | I _{LS1} | f _{CK} = 65 MHz f _{LS} = 50 kHz f _{REV} = 50 kHz (Data sampling state) | V _{LS} -GND | | | 5 | mA | |
| Supply current (In standby mode) | I _{LS2} | f _{CK} = 65 MHz f _{LS} = 50 kHz SPI = REV = GND is fixed. (Standby state) | | | | 4 | mA | |
| Output voltage range | V _{OUT} | | XO1-ZO128 | GND + 0.2 | | V _{LS} - 0.2 | V | 3 |
| Deviations between output voltage pins | V _{OD} | | | | -20 | | +20 | |
| Output current | I _{O1} -I _{O4} | | | | 100 | 200 | | μA |
| Resistance between reference voltage input pins | R _{GMAH} | | VH0-VH64 | 10 | 20 | 30 | kΩ | |
| | R _{GMAL} | | VL0-VL64 | 10 | 20 | 30 | kΩ | |

NOTES :

1. $V_{COMRSDS} = (V_{**P} + V_{**N}) / 2 = 1.2 \text{ V}$
 $**P = X_0P - X_2P, Y_0P - Y_2P, Z_0P - Z_2P$
 $**N = X_0N - X_2N, Y_0N - Y_2N, Z_0N - Z_2N$
2. $V_{DIFFRSDS} = V_{**P} - V_{**N} = 0.2 \text{ V}$
3. Criterion of evaluating voltage deviations.
 - (a) Between output voltage pins
 Measuring values : Output voltage value at the time after
 10 μs at the rising edge of LS.
 (Average of several times)
 (Conditions) Output load capacity is 150 pF.
 In a state when the reference voltage is fixed.
 Expecting values : Calculated following these specifications.
 (Conditions) In a state when the reference voltage is fixed.
 - (b) Between LCD drivers.
 Measuring values : Applicable to (a).
 (Conditions) Applicable to (a).
 Expecting values : Applicable to (a).
 (Conditions) Applicable to (a).
 Each input voltage between the LCD drivers must be
 made perfectly equal by connecting corresponding
 reference voltage input pins.
4. lo1 : Applied voltage = 8.0 V for output pins XO₁ to ZO₁₂₈.
 Output voltage = 7.5 V for output pins XO₁ to ZO₁₂₈.
 V_{LS} = 10.0 V
 lo2 : Applied voltage = 7.0 V for output pins XO₁ to ZO₁₂₈.
 Output voltage = 7.5 V for output pins XO₁ to ZO₁₂₈.
 V_{LS} = 10.0 V
 lo3 : Applied voltage = 3.0 V for output pins XO₁ to ZO₁₂₈.
 Output voltage = 2.5 V for output pins XO₁ to ZO₁₂₈.
 V_{LS} = 10.0 V
 lo4 : Applied voltage = 2.0 V for output pins XO₁ to ZO₁₂₈.
 Output voltage = 2.5 V for output pins XO₁ to ZO₁₂₈.
 V_{LS} = 10.0 V

AC Characteristics ($V_{CC} = +3.0$ to $+3.6$ V, $V_{LS} = +8.0$ to $+12.0$ V, $T_{OPR} = -20$ to $+75$ °C)

| PARAMETER | SYMBOL | CONDITIONS | APPLICABLE PINS | MIN. | TYP. | MAX. | UNIT |
|---------------------------------|-------------------|-------------------------|---|------------------------------------|------|--------------------|------|
| Clock frequency | f _{CK} | | CKP | | | 68 | MHz |
| "H" level pulse width | t _{CWH} | | | 6 | | | ns |
| "L" level pulse width | t _{CWL} | | | 6 | | | ns |
| Input rise time | t _{CR} | | | | | 5 | ns |
| Input fall time | t _{CF} | | | | | 5 | ns |
| Data setup time | t _{SUD} | | X _{0P} -X _{2N} , Y _{0P} -Y _{2N} , Z _{0P} -Z _{2N} | 3 | | | ns |
| Data hold time | t _{HD} | | | 0 | | | ns |
| Start pulse setup time | t _{SUSP} | | SPIO, SPOI | 1 | | | ns |
| Start pulse hold time | t _{HSP} | | | 2 | | | ns |
| Start pulse width | t _{WSP} | | | | | $\frac{1}{f_{CK}}$ | ns |
| Start pulse output delay time | t _{DSP} | C _L = 15 pF | | | | 13 | ns |
| LCD drive output delay time 1 | t _{DO1} | C _L = 150 pF | | XO ₁ -ZO ₁₂₈ | | | 3 |
| LCD drive output delay time 2 | t _{DO2} | C _L = 150 pF | | | | 10 | μs |
| LS signal-SPI signal setup time | t _{LSSP} | | LS | $\frac{1}{f_{CK}}$ | | | ns |
| LS signal-CK signal hold time | t _{HLS} | | | 7 | | | ns |
| LS signal "H" level width | t _{WLS} | | | $\frac{1}{f_{CK}}$ | | | ns |
| REV signal-LS signal setup time | t _{SURV} | | REV | 14 | | | ns |
| REV signal-LS signal hold time | t _{HRV} | | | 10 | | | ns |

Timing Chart

