# M24128-BW M24128-BR M24128-BF M24128-DF <br> <br> 128 -Kbit serial ${ }^{2} \mathrm{C}$ bus EEPROM 

 <br> <br> 128 -Kbit serial ${ }^{2} \mathrm{C}$ bus EEPROM}

## Datasheet - production data



## Features

- Compatible with all $I^{2} \mathrm{C}$ bus modes:
- 1 MHz
- 400 kHz
- 100 kHz
- Memory array:
- 128 Kbit (16 Kbyte) of EEPROM
- Page size: 64 byte
- Additional Write lockable page (M24128-D order codes)
- Single supply voltage and high speed:
- 1 MHz clock from 1.7 V to 5.5 V
- Write:
- Byte Write within 5 ms
- Page Write within 5 ms
- Operating temperature range:
- from $-40^{\circ} \mathrm{C}$ up to $+85^{\circ} \mathrm{C}$
- Random and sequential Read modes
- Write protect of the whole memory array
- Enhanced ESD/Latch-Up protection
- More than 4 million Write cycles
- More than 200-years data retention


## Packages

- SO8 ECOPACK2 ${ }^{\circledR}$
- TSSOP8 ECOPACK2 ${ }^{\circledR}$
- UFDFPN8 ECOPACK2 ${ }^{\circledR}$
- WLCSP ECOPACK2 ${ }^{\circledR}$
- UFDFPN5 ECOPACK2 ${ }^{\circledR}$
- Unsawn wafer (each die is tested)


## Contents

1 Description ..... 6
2 Signal description ..... 8
2.1 Serial Clock (SCL) ..... 8
2.2 Serial Data (SDA) ..... 8
2.3 Chip Enable (E2, E1, E0) ..... 8
2.4 Write Control ( $\overline{\mathrm{WC}}$ ) ..... 8
$2.5 \quad \mathrm{~V}_{\mathrm{SS}}$ (ground) ..... 8
2.6 Supply voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) ..... 9
2.6.1 Operating supply voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) ..... 9
2.6.2 Power-up conditions ..... 9
2.6.3 Device reset ..... 9
2.6.4 Power-down conditions ..... 9
3 Memory organization ..... 10
4 Device operation ..... 11
4.1 Start condition ..... 12
4.2 Stop condition ..... 12
4.3 Data input ..... 12
4.4 Acknowledge bit (ACK) ..... 12
4.5 Device addressing ..... 13
5 Instructions ..... 14
5.1 Write operations ..... 14
5.1.1 Byte Write ..... 15
5.1.2 Page Write ..... 16
5.1.3 Write Identification Page (M24128-D only) ..... 17
5.1.4 Lock Identification Page (M24128-D only) ..... 17
5.1.5 ECC (Error Correction Code) and Write cycling ..... 17
5.1.6 Minimizing Write delays by polling on ACK ..... 18
5.2 Read operations ..... 19
5.2.1 Random Address Read ..... 20
5.2.2 Current Address Read ..... 20
5.2.3 Sequential Read ..... 20
5.3 Read Identification Page (M24128-D only) ..... 20
5.4 Read the lock status (M24128-D only) ..... 21
6 Initial delivery state ..... 22
7 Maximum rating ..... 23
8 DC and AC parameters ..... 24
9 Package information ..... 33
9.1 UFDFPN5 (DFN5) package information ..... 33
9.2 UFDFPN8 (DFN8) package information ..... 35
9.3 TSSOP8 package information ..... 36
9.4 SO8N package information ..... 37
9.5 WLCSP package information ..... 39
10 Ordering information ..... 41
11 Revision history ..... 44

## List of tables

Table 1. Signal names ..... 6
Table 2. Device select code ..... 13
Table 3. Most significant address byte ..... 14
Table 4. Least significant address byte ..... 14
Table 5. Absolute maximum ratings ..... 23
Table 6. Operating conditions (voltage range W) ..... 24
Table 7. Operating conditions (voltage range R ) ..... 24
Table 8. Operating conditions (voltage range F) ..... 24
Table 9. AC measurement conditions. ..... 24
Table 10. Input parameters. ..... 25
Table 11. Cycling performance ..... 25
Table 12. Memory cell data retention ..... 25
Table 13. DC characteristics (M24128-BW, device grade 6) ..... 26
Table 14. DC characteristics (M24128-BR device grade 6) ..... 27
Table 15. DC characteristics (M24128-BF, M24128-DF, device grade 6) ..... 28
Table 16. 400 kHz AC characteristics ..... 29
Table 17. 1 MHz AC characteristics ..... 30
Table 18. UFDFPN5-1.7 $\times 1.4 \mathrm{~mm}, 0.55 \mathrm{~mm}$ thickness, ultra thin fine pitch dual flat package, no lead - package mechanical data ..... 33
Table 19. UFDFPN8 $-2 \times 3 \mathrm{~mm}, 0.55$ thickness, ultra thin fine pitch dual flat package, no lead - package mechanical data ..... 35
Table 20. TSSOP8 - $3 \times 4.4 \mathrm{~mm}, 0.65 \mathrm{~mm}$ pitch, 8-lead thin shrink small outline, package mechanical data ..... 36
Table 21. SO8N $-3.9 \times 4.9 \mathrm{~mm}$, 8 -lead plastic small outline, 150 mils body width, package mechanical data ..... 37
Table 22. WLCSP - 8-bump, $1.289 \times 1.099 \mathrm{~mm}, 0.4 \mathrm{~mm}$ pitch wafer level chip scale package mechanical data ..... 39
Table 23. Ordering information scheme ..... 41
Table 24. Ordering information scheme (unsawn wafer) ..... 42
Table 25. Document revision history ..... 44

## List of figures

Figure 1. Logic diagram ..... 6
Figure 2. 8-pin package connections, top view ..... 6
Figure 3. UFDFPN5 (DFN5) package connections ..... 7
Figure 4. WLCSP connections for the M24128-DFCS6TP/K. ..... 7
Figure 5. Chip enable inputs connection ..... 8
Figure 6. Block diagram ..... 10
Figure 7. $\quad \mathrm{I}^{2} \mathrm{C}$ bus protocol ..... 11
Figure 8. Write mode sequences with $\overline{\mathrm{WC}}=0$ (data write enabled) ..... 15
Figure 9. Write mode sequences with $\overline{\mathrm{WC}}=1$ (data write inhibited) ..... 16
Figure 10. Write cycle polling flowchart using ACK ..... 18
Figure 11. Read mode sequences ..... 19
Figure 12. AC measurement I/O waveform ..... 25
Figure 13. Maximum Rbus value versus bus parasitic capacitance (Cbus) for an I2C bus at maximum frequency $\mathrm{fC}=400 \mathrm{kHz}$ ..... 31
Figure 14. Maximum $R_{\text {bus }}$ value versus bus parasitic capacitance $C_{b u s}$ ) for an $I^{2} \mathrm{C}$ bus at maximum frequency $\mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}$ ..... 31
Figure 15. AC waveforms ..... 32
Figure 16. UFDFPN5 $-1.7 \times 1.4 \mathrm{~mm}, 0.55 \mathrm{~mm}$ thickness, ultra thin fine pitch dual flat package, no lead - package outline ..... 33
Figure 17. UFDFPN5-5-lead, $1.7 \times 1.4 \mathrm{~mm}, 0.55 \mathrm{~mm}$ thickness, ultra thin fine pitch dual flat package, no lead recommended footprint ..... 34
Figure 18. UFDFPN8 $-2 \times 3 \mathrm{~mm}, 0.55$ thickness, ultra thin fine pitch dual flat package, no lead - package outline ..... 35
Figure 19. TSSOP8 $-3 \times 4.4 \mathrm{~mm}, 0.65 \mathrm{~mm}$ pitch, 8 -lead thin shrink small outline, package outline ..... 36
Figure 20. SO8N $-3.9 \times 4.9 \mathrm{~mm}$, 8 -lead plastic small outline, 150 mils body width, package outline ..... 37
Figure 21. SO8N $-3.9 \times 4.9 \mathrm{~mm}$, 8 -lead plastic small outline, 150 mils body width, package recommended footprint ..... 38
Figure 22. WLCSP - 8-bump, $1.289 \times 1.099 \mathrm{~mm}, 0.4 \mathrm{~mm}$ pitch wafer level chip scale package outline ..... 39
Figure 23. WLCSP - 8-bump, $1.289 \times 1.099 \mathrm{~mm}, 0.4 \mathrm{~mm}$ pitch wafer level chip scale package recommended footprint ..... 40

## 1 Description

The M24128 is a $128-\mathrm{Kbit} \mathrm{I}^{2} \mathrm{C}$-compatible EEPROM (Electrically Erasable PROgrammable Memory) organized as $16 \mathrm{~K} \times 8$ bits.
The M24128-BW can operate with a supply voltage from 2.5 V to 5.5 V , the $\mathrm{M} 24128-\mathrm{BR}$ can operate with a supply voltage from 1.8 V to 5.5 V , and the $\mathrm{M} 24128-\mathrm{BF}$ and $\mathrm{M} 24128-\mathrm{DF}$ can operate with a supply voltage from 1.7 V to 5.5 V . All these devices operate with a clock frequency of 1 MHz (or less), over an ambient temperature range of $-40^{\circ} \mathrm{C} /+85^{\circ} \mathrm{C}$. The M24128-D offers an additional page, named the Identification Page (64 byte). The Identification Page can be used to store sensitive application parameters which can be (later) permanently locked in Read-only mode.

Figure 1. Logic diagram


Table 1. Signal names

| Signal name | Function | Direction |
| :--- | :--- | :--- |
| E2, E1, E0 | Chip Enable | Input |
| SDA | Serial Data | I/O |
| SCL | Serial Clock | Input |
| $\overline{W C}$ | Write Control | Input |
| $V_{C C}$ | Supply voltage | - |
| $V_{S S}$ | Ground | - |

Figure 2. 8-pin package connections, top view


[^0]Figure 3. UFDFPN5 (DFN5) package connections


Top view
(marking side)


Bottom view
(pads side)

1. Inputs E2, E1, E0 are not connected, therefore read as (000). Please refer to Section 2.3 for further explanations.

Figure 4. WLCSP connections for the M24128-DFCS6TP/K


## 2 Signal description

### 2.1 Serial Clock (SCL)

The signal applied on the SCL input is used to strobe the data available on SDA(in) and to output the data on SDA(out).

### 2.2 Serial Data (SDA)

SDA is an input/output used to transfer data in or data out of the device. SDA(out) is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull-up resistor must be connected from Serial Data (SDA) to $\mathrm{V}_{\mathrm{CC}}$ (Figure 13 indicates how to calculate the value of the pull-up resistor).

### 2.3 Chip Enable (E2, E1, E0)

( $\mathrm{E} 2, \mathrm{E} 1, \mathrm{E} 0$ ) input signals are used to set the value that is to be looked for on the three least significant bits (b3, b2, b1) of the 7-bit device select code (see Table 2). These inputs must be tied to $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{SS}}$, as shown in Figure 5. When not connected (left floating), these inputs are read as low (0).

Figure 5. Chip enable inputs connection


### 2.4 Write Control ( $\overline{\mathrm{WC}}$ )

This input signal is useful for protecting the entire contents of the memory from inadvertent write operations. Write operations are disabled to the entire memory array when Write Control $(\overline{\mathrm{WC}})$ is driven high. Write operations are enabled when Write Control $(\overline{\mathrm{WC}})$ is either driven low or left floating.

When Write Control $(\overline{\mathrm{WC}})$ is driven high, device select and address bytes are acknowledged, Data bytes are not acknowledged.

## $2.5 \quad V_{\text {SS }}$ (ground)

$V_{S S}$ is the reference for the $V_{C C}$ supply voltage.

### 2.6 Supply voltage ( $\mathrm{V}_{\mathrm{cc}}$ )

### 2.6.1 Operating supply voltage ( $\mathrm{V}_{\mathrm{Cc}}$ )

Prior to selecting the memory and issuing instructions to it, a valid and stable $\mathrm{V}_{\mathrm{CC}}$ voltage within the specified $\left[\mathrm{V}_{\mathrm{CC}}(\mathrm{min}), \mathrm{V}_{\mathrm{CC}}(\mathrm{max})\right]$ range must be applied (see Operating conditions in Section 8: DC and AC parameters). In order to secure a stable DC supply voltage, it is recommended to decouple the $\mathrm{V}_{\mathrm{CC}}$ line with a suitable capacitor (usually of the order of 10 nF to 100 nF ) close to the $\mathrm{V}_{\mathrm{CC}} / \mathrm{V}_{\mathrm{SS}}$ package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a write instruction, until the completion of the internal write cycle ( $\mathrm{t}_{\mathrm{W}}$ ).

### 2.6.2 Power-up conditions

The $\mathrm{V}_{\mathrm{CC}}$ voltage has to rise continuously from 0 V up to the minimum $\mathrm{V}_{\mathrm{CC}}$ operating voltage (see Operating conditions in Section 8: DC and AC parameters).

### 2.6.3 Device reset

In order to prevent inadvertent write operations during power-up, a power-on-reset (POR) circuit is included.

At power-up, the device does not respond to any instruction until $\mathrm{V}_{\mathrm{CC}}$ has reached the internal reset threshold voltage. This threshold is lower than the minimum $\mathrm{V}_{\mathrm{CC}}$ operating voltage (see Operating conditions in Section 8: DC and AC parameters). When $\mathrm{V}_{\mathrm{Cc}}$ passes over the POR threshold, the device is reset and enters the Standby Power mode; however, the device must not be accessed until $\mathrm{V}_{\mathrm{CC}}$ reaches a valid and stable DC voltage within the specified $\left[\mathrm{V}_{\mathrm{CC}}(\mathrm{min}), \mathrm{V}_{\mathrm{CC}}(\mathrm{max})\right]$ range (see Operating conditions in Section 8: DC and AC parameters).

In a similar way, during power-down (continuous decrease in $\mathrm{V}_{\mathrm{Cc}}$ ), the device must not be accessed when $\mathrm{V}_{\mathrm{CC}}$ drops below $\mathrm{V}_{\mathrm{CC}}(\mathrm{min})$. When $\mathrm{V}_{\mathrm{CC}}$ drops below the power-on-reset threshold voltage, the device stops responding to any instruction sent to it.

### 2.6.4 Power-down conditions

During power-down (continuous decrease in $\mathrm{V}_{\mathrm{CC}}$ ), the device must be in the Standby Power mode (mode reached after decoding a Stop condition, assuming that there is no internal write cycle in progress).

## 3 Memory organization

The memory is organized as shown below.
Figure 6. Block diagram


## 4 Device operation

The device supports the $\mathrm{I}^{2} \mathrm{C}$ protocol. This is summarized in Figure 7. Any device that sends data on to the bus is defined to be a transmitter, and any device that reads the data to be a receiver. The device that controls the data transfer is known as the bus master, and the other as the slave device. A data transfer can only be initiated by the bus master, which will also provide the serial clock for synchronization. The device is always a slave in all communications

Figure 7. $I^{2} \mathrm{C}$ bus protocol


### 4.1 Start condition

Start is identified by a falling edge of Serial Data (SDA) while Serial Clock (SCL) is stable in the high state. A Start condition must precede any data transfer instruction. The device continuously monitors (except during a Write cycle) Serial Data (SDA) and Serial Clock (SCL) for a Start condition.

### 4.2 Stop condition

Stop is identified by a rising edge of Serial Data (SDA) while Serial Clock (SCL) is stable and driven high. A Stop condition terminates communication between the device and the bus master. A Read instruction that is followed by NoAck can be followed by a Stop condition to force the device into the Standby mode.

A Stop condition at the end of a Write instruction triggers the internal Write cycle.

### 4.3 Data input

During data input, the device samples Serial Data (SDA) on the rising edge of Serial Clock (SCL). For correct device operation, Serial Data (SDA) must be stable during the rising edge of Serial Clock (SCL), and the Serial Data (SDA) signal must change only when Serial Clock (SCL) is driven low.

### 4.4 Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be bus master or slave device, releases Serial Data (SDA) after sending eight bits of data. During the $9^{\text {th }}$ clock pulse period, the receiver pulls Serial Data (SDA) low to acknowledge the receipt of the eight data bits.

### 4.5 Device addressing

To start communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the device select code, shown in Table 2 (most significant bit first).

Table 2. Device select code

|  | Device type identifier $^{(1)}$ |  |  |  | Chip Enable address ${ }^{(2)}$ |  |  | $\mathrm{R} \bar{W}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{b 7}$ | $\mathbf{b 6}$ | $\mathbf{b 5}$ | $\mathbf{b 4}$ | $\mathbf{b 3}$ | $\mathbf{b 2}$ | $\mathbf{b 1}$ | $\mathbf{b 0}$ |
|  | 1 | 0 | 1 | 0 | E 2 | E 1 | E 0 | $\mathrm{R} \bar{W}$ |
| Device select code <br> when accessing the <br> ldentification page | 1 | 0 | 1 | 1 | E 2 | E 1 | E 0 | $\mathrm{R} \bar{W}$ |

1. The most significant bit, b 7 , is sent first.
2. $\mathrm{E} 0, \mathrm{E} 1$ and E 2 are compared with the value read on input pins $\mathrm{E} 0, \mathrm{E} 1$ and E 2 .

When the device select code is received, the device only responds if the Chip Enable Address is the same as the value on the Chip Enable (E2, E1, E0) inputs.

The $8^{\text {th }}$ bit is the Read/Write bit $(R \bar{W})$. This bit is set to 1 for Read and 0 for Write operations.
If a match occurs on the device select code, the corresponding device gives an acknowledgment on Serial Data (SDA) during the $9^{\text {th }}$ bit time. If the device does not match the device select code, it deselects itself from the bus, and goes into Standby mode.

## 5 Instructions

### 5.1 Write operations

Following a Start condition the bus master sends a device select code with the $R / \bar{W}$ bit ( $R \bar{W}$ ) reset to 0 . The device acknowledges this, as shown in Figure 8, and waits for two address bytes. The device responds to each address byte with an acknowledge bit, and then waits for the data byte.

Table 3. Most significant address byte

| A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 4. Least significant address byte

| A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

When the bus master generates a Stop condition immediately after a data byte Ack bit (in the " $10^{\text {th }}$ bit" time slot), either at the end of a Byte Write or a Page Write, the internal Write cycle $t_{W}$ is triggered. A Stop condition at any other time slot does not trigger the internal Write cycle.

After the Stop condition and the successful completion of an internal Write cycle ( $\mathrm{t}_{\mathrm{W}}$ ), the device internal address counter is automatically incremented to point to the next byte after the last modified byte.
During the internal Write cycle, Serial Data (SDA) is disabled internally, and the device does not respond to any requests.

If the Write Control input (WC) is driven High, the Write instruction is not executed and the accompanying data bytes are not acknowledged, as shown in Figure 9.

### 5.1.1 Byte Write

After the device select code and the address bytes, the bus master sends one data byte. If the addressed location is Write-protected, by Write Control (WC) being driven high, the device replies with NoAck, and the location is not modified. If, instead, the addressed location is not Write-protected, the device replies with Ack. The bus master terminates the transfer by generating a Stop condition, as shown in Figure 8.

Figure 8. Write mode sequences with $\overline{\mathrm{WC}}=\mathbf{0}$ (data write enabled)


### 5.1.2 Page Write

The Page Write mode allows up to 64 byte to be written in a single Write cycle, provided that they are all located in the same page in the memory: that is, the most significant memory address bits, A15/A6, are the same. If more bytes are sent than will fit up to the end of the page, a "roll-over" occurs, i.e. the bytes exceeding the page end are written on the same page, from location 0.

The bus master sends from 1 to 64 byte of data, each of which is acknowledged by the device if Write Control ( $\overline{\mathrm{WC}}$ ) is low. If Write Control $(\overline{\mathrm{WC}})$ is high, the contents of the addressed memory location are not modified, and each data byte is followed by a NoAck, as shown in Figure 9. After each transferred byte, the internal page address counter is incremented.

The transfer is terminated by the bus master generating a Stop condition.
Figure 9. Write mode sequences with $\overline{\mathrm{WC}}=1$ (data write inhibited)


### 5.1.3 Write Identification Page (M24128-D only)

The Identification Page (64 byte) is an additional page which can be written and (later) permanently locked in Read-only mode. It is written by issuing the Write Identification Page instruction. This instruction uses the same protocol and format as Page Write (into memory array), except for the following differences:

- Device type identifier = 1011b
- MSB address bits A15/A6 are don't care except for address bit A10 which must be '0'. LSB address bits A5/A0 define the byte address inside the Identification page.

If the Identification page is locked, the data bytes transferred during the Write Identification Page instruction are not acknowledged (NoAck).

### 5.1.4 Lock Identification Page (M24128-D only)

The Lock Identification Page instruction (Lock ID) permanently locks the Identification page in Read-only mode. The Lock ID instruction is similar to Byte Write (into memory array) with the following specific conditions:

- $\quad$ Device type identifier $=1011 \mathrm{~b}$
- Address bit A10 must be '1'; all other address bits are don't care
- The data byte must be equal to the binary value $\mathrm{xxxx} \times x 1 \mathrm{x}$, where x is don't care


### 5.1.5 ECC (Error Correction Code) and Write cycling

The ECC is offered in devices identified with process letter A or K, all other devices (identified with a different process letter) do not embed the ECC logic.

The Error Correction Code (ECC) is an internal logic function which is transparent for the $I^{2} \mathrm{C}$ communication protocol.

The ECC logic is implemented on each group of four EEPROM bytes ${ }^{(1)}$. Inside a group, if a single bit out of the four bytes happens to be erroneous during a Read operation, the ECC detects this bit and replaces it with the correct value. The read reliability is therefore much improved.
Even if the ECC function is performed on groups of four bytes, a single byte can be written/cycled independently. In this case, the ECC function also writes/cycles the three other bytes located in the same group ${ }^{(1)}$. As a consequence, the maximum cycling budget is defined at group level and the cycling can be distributed over the 4 bytes of the group: the sum of the cycles seen by byte0, byte1, byte2 and byte3 of the same group must remain below the maximum value defined Table 11: Cycling performance.

[^1]
### 5.1.6 Minimizing Write delays by polling on ACK

The maximum Write time ( $\mathrm{t}_{\mathrm{w}}$ ) is shown in AC characteristics tables in Section 8: DC and AC parameters, but the typical time is shorter. To make use of this, a polling sequence can be used by the bus master.
The sequence, as shown in Figure 10, is:

- Initial condition: a Write cycle is in progress.
- Step 1: the bus master issues a Start condition followed by a device select code (the first byte of the new instruction).
- Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and the bus master goes back to Step 1. If the device has terminated the internal Write cycle, it responds with an Ack, indicating that the device is ready to receive the second part of the instruction (the first byte of this instruction having been sent during Step 1).

Figure 10. Write cycle polling flowchart using ACK


[^2]
### 5.2 Read operations

Read operations are performed independently of the state of the Write Control ( $\overline{\mathrm{WC}}$ ) signal.
After the successful completion of a Read operation, the device internal address counter is incremented by one, to point to the next byte address.
For the Read instructions, after each byte read (data out), the device waits for an acknowledgment (data in) during the 9th bit time. If the bus master does not acknowledge during this 9th time, the device terminates the data transfer and switches to its Standby mode.

Figure 11. Read mode sequences


### 5.2.1 Random Address Read

A dummy Write is first performed to load the address into this address counter (as shown in Figure 11) but without sending a Stop condition. Then, the bus master sends another Start condition, and repeats the device select code, with the R $\bar{W}$ bit set to 1 . The device acknowledges this, and outputs the contents of the addressed byte. The bus master must not acknowledge the byte, and terminates the transfer with a Stop condition.

### 5.2.2 Current Address Read

For the Current Address Read operation, following a Start condition, the bus master only sends a device select code with the R/V bit set to 1 . The device acknowledges this, and outputs the byte addressed by the internal address counter. The counter is then incremented. The bus master terminates the transfer with a Stop condition, as shown in Figure 11, without acknowledging the byte.
Note that the address counter value is defined by instructions accessing either the memory or the Identification page. When accessing the Identification page, the address counter value is loaded with the byte location in the Identification page, therefore the next Current Address Read in the memory uses this new address counter value. When accessing the memory, it is safer to always use the Random Address Read instruction (this instruction loads the address counter with the byte location to read in the memory, see Section 5.2.1) instead of the Current Address Read instruction.

### 5.2.3 Sequential Read

This operation can be used after a Current Address Read or a Random Address Read. The bus master does acknowledge the data byte output, and sends additional clock pulses so that the device continues to output the next byte in sequence. To terminate the stream of bytes, the bus master must not acknowledge the last byte, and must generate a Stop condition, as shown in Figure 11.
The output data comes from consecutive addresses, with the internal address counter automatically incremented after each byte output. After the last memory address, the address counter "rolls-over", and the device continues to output data from memory address 00h.

### 5.3 Read Identification Page (M24128-D only)

The Identification Page (64 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode.
The Identification Page can be read by issuing an Read Identification Page instruction. This instruction uses the same protocol and format as the Random Address Read (from memory array) with device type identifier defined as 1011b. The MSB address bits A15/A6 are don't care, the LSB address bits A5/A0 define the byte address inside the Identification Page. The number of bytes to read in the ID page must not exceed the page boundary (e.g.: when reading the Identification Page from location 10d, the number of bytes should be less than or equal to 54 , as the ID page boundary is 64 bytes).

### 5.4 Read the lock status (M24128-D only)

The locked/unlocked status of the Identification page can be checked by transmitting a specific truncated command [Identification Page Write instruction + one data byte] to the device. The device returns an acknowledge bit if the Identification page is unlocked, otherwise a NoAck bit if the Identification page is locked.

Right after this, it is recommended to transmit to the device a Start condition followed by a Stop condition, so that:

- Start: the truncated command is not executed because the Start condition resets the device internal logic,
- Stop: the device is then set back into Standby mode by the Stop condition.


## 6 Initial delivery state

The device is delivered with all the memory array bits and Identification page bits set to 1 (each byte contains FFh).
When delivered in unsawn wafer, all memory bits are set to 1 (each memory byte contains FFh) except the last byte located at address 3FFFh which is written with the value 22 h .

## 7 Maximum rating

Stressing the device outside the ratings listed in Table 5 may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 5. Absolute maximum ratings

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
|  | Ambient operating temperature | -40 | 130 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {LEAD }}$ | Lead temperature during soldering | see note ${ }^{(1)}$ |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{OL}}$ | DC output current (SDA =0) | - | 5 | mA |
| $\mathrm{~V}_{\text {IO }}$ | Input or output range | -0.50 | 6.5 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Supply voltage | -0.50 | 6.5 | V |
| $\mathrm{~V}_{\text {ESD }}$ | Electrostatic pulse (Human Body model $)^{(2)}$ | - | $3000^{(3)}$ | V |

1. Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb-free assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions of Hazardous Substances (RoHS directive 2011/65/EU of July 2011).
2. Positive and negative pulses applied on different combinations of pin connections, according to AEC-Q100-002 (compliant with ANSI/ESDA/JEDEC JS-001-2012 standard, C1=100 pF, R1=1500 $\Omega$ ).
3. 4000 V for devices identified with process letter K and A .

## 8 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device.

Table 6. Operating conditions (voltage range W)

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 2.5 | 5.5 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient operating temperature | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{f}_{\mathrm{C}}$ | Operating clock frequency | - | 1 | MHz |

Table 7. Operating conditions (voltage range R )

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 1.8 | 5.5 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient operating temperature | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{f}_{\mathrm{C}}$ | Operating clock frequency | - | 1 | MHz |

Table 8. Operating conditions (voltage range F)

| Symbol | Parameter | Min. |  | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | $1.6^{(1)}$ | 1.7 |  | V |
|  | Ambient operating temperature: READ | -40 | -40 | 85 |  |
|  | Ambient operating temperature: WRITE | 0 | -40 | 85 |  |
| $\mathrm{f}_{\mathrm{C}}$ | Operating clock frequency, $\mathrm{V}_{\mathrm{CC}} \geq 1.6 \mathrm{~V}^{(1)}$ | - |  | 400 | kHz |
|  | Operating clock frequency, $\mathrm{V}_{\mathrm{CC}} \geq 1.7 \mathrm{~V}$ | - |  | 1000 |  |

1. Only for devices identified with process letter $T$

Table 9. AC measurement conditions

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {bus }}$ | Load capacitance | - | 100 | pF |
| - | SCL input rise/fall time, SDA input fall time | - | 50 | ns |
| - | Input levels | $0.2 \mathrm{~V}_{\mathrm{CC}}$ to $0.8 \mathrm{~V}_{\mathrm{CC}}$ | V |  |
| - | Input and output timing reference levels | $0.3 \mathrm{~V}_{\mathrm{CC}}$ to $0.7 \mathrm{~V}_{\mathrm{CC}}$ | V |  |

Figure 12. AC measurement I/O waveform


Table 10. Input parameters

| Symbol | Parameter $^{(1)}$ | Test condition | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance (SDA) | - | - | 8 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance (other pins) | - | - | 6 | pF |
| $\mathrm{Z}_{\mathrm{L}}$ | Input impedance (E2, E1, E0, $\overline{\mathrm{WC}})^{(2)}$ | $\mathrm{V}_{\mathbb{I N}}<0.3 \mathrm{~V}_{\mathrm{CC}}$ | 50 | - | $\mathrm{k} \Omega$ |
|  |  | 500 | - | $\mathrm{k} \Omega$ |  |

1. Characterized only, not tested in production.
2. E2, E1, E0 input impedance when the memory is selected (after a Start condition).

Table 11. Cycling performance

| Symbol | Parameter | Test condition | Max. ${ }^{(1)}$ | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Ncycle | Write cycle <br> endurance$(2)$ | $\mathrm{T}_{\mathrm{A}} \leq 25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}(\min )<\mathrm{V}_{\mathrm{CC}}<\mathrm{V}_{\mathrm{CC}}(\max )$ | $4,000,000$ | Write cycle $^{(3)}$ |
|  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}(\min )<\mathrm{V}_{\mathrm{CC}}<\mathrm{V}_{\mathrm{CC}}(\max )$ | $1,200,000$ |  |  |

1. Cycling performance for products identified by process letter K or T (previous products were specified with 1 million cycles at $25^{\circ} \mathrm{C}$ )
2. The Write cycle endurance is defined by characterization and qualification. For devices embedding the ECC functionality (see Chapter 5.1.5), the write cycle endurance is defined for group of four bytes located at addresses $\left[4^{*} \mathrm{~N}, 4^{*} \mathrm{~N}+1,4^{*} \mathrm{~N}+2,4^{*} \mathrm{~N}+3\right.$ ] where N is an integer.
3. A Write cycle is executed when either a Page Write, a Byte write, a Write Identification Page or a Lock Identification Page instruction is decoded. When using the Byte Write, the Page Write or the Write Identification Page, refer also to Section 5.1.5: ECC (Error Correction Code) and Write cycling

Table 12. Memory cell data retention

| Parameter | Test condition | Min. | Unit |
| :--- | :--- | :---: | :---: |
| Data retention ${ }^{(1)}$ | $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ | $200^{(2)}$ | Year |

1. The data retention behavior is checked in production, while the data retention limit defined in this table is extracted from characterization and qualification results.
2. For products identified by process letter K or T (previous products were specified with a data retention of 40 years at $55^{\circ} \mathrm{C}$ ).

Table 13. DC characteristics (M24128-BW, device grade 6)

| Symbol | Parameter | Test conditions (in addition to those in Table 6) | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ | Input leakage current (SCL, SDA, E2, E1, E0) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{CC}}$, device in Standby mode | - | $\pm 2$ | $\mu \mathrm{A}$ |
| ILO | Output leakage current | SDA in $\mathrm{Hi}-\mathrm{Z}$, external voltage applied on SDA: $V_{S S}$ or $V_{C C}$ | - | $\pm 2$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply current (Read) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{f}_{\mathrm{C}}=400 \mathrm{kHz} \\ & \text { (rise/fall time }<50 \mathrm{~ns} \text { ) } \end{aligned}$ | - | $1^{(1)}$ | mA |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{f}_{\mathrm{c}}=400 \mathrm{kHz} \\ & \text { (rise/fall time }<50 \mathrm{~ns} \text { ) } \end{aligned}$ | - | 2 |  |
|  |  | $\begin{aligned} & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}, \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}^{(2)} \\ & \text { (rise/fall time }<50 \mathrm{~ns} \text { ) } \end{aligned}$ | - | 2.5 |  |
| $\mathrm{I}_{\mathrm{CCO}}$ | Supply current (Write) | During $\mathrm{t}_{\mathrm{W}}$, $2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ | - | $2.5{ }^{(3)(4)}$ | mA |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Standby supply current | Device not selected ${ }^{(5)}$, $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}} \text { or } \mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ | - | 2 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { Device not selected }{ }^{(5)}, \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}} \text { or } \mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \end{aligned}$ | - | 3 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input low voltage (SCL, SDA, $\overline{W C}, ~ E 2$, E1, E0) ${ }^{(6)}$ | - | -0.45 | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high voltage (SCL, SDA) | - | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | 6.5 | V |
|  | Input high voltage $(\overline{W C}, E 2, E 1, E 0)^{(7)}$ | - | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}+0.6$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V} \text { or } \\ & \mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \end{aligned}$ | - | 0.4 | V |

1. 2 mA for previous devices identified by process letter A .
2. Only for devices identified by process letter $K$ or $T$ (devices operating at $f_{C}$ max $=1 \mathrm{MHz}$, see Table 17).
3. Characterized value, not tested in production.
4. 5 mA for previous devices identified by process letter A .
5. The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle $t_{W}$ ( $t_{W}$ is triggered by the correct decoding of a Write instruction).
6. $\mathrm{E}_{\mathrm{i}}$ inputs should be tied to $\mathrm{V}_{\mathrm{ss}}$ (see Section 2.3).
7. $\mathrm{E}_{\mathrm{i}}$ inputs should be tied to $\mathrm{V}_{\mathrm{cc}}$ (see Section 2.3).

Table 14. DC characteristics (M24128-BR device grade 6)

| Symbol | Parameter | Test conditions ${ }^{(1)}$ (in addition to those in Table 7) | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ | Input leakage current ( E0, E1, E2, SCL, SDA) | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{CC}}$, device in Standby mode | - | $\pm 2$ | $\mu \mathrm{A}$ |
| ILO | Output leakage current | SDA in Hi-Z, external voltage applied on SDA: $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{CC}}$ | - | $\pm 2$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply current (Read) | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}, \mathrm{f}_{\mathrm{C}}=400 \mathrm{kHz}$ | - | 0.8 | mA |
|  |  | $\mathrm{f}_{\mathrm{c}}=1 \mathrm{MHz}^{(2)}$ | - | 2.5 | mA |
| $\mathrm{I}_{\mathrm{CCO}}$ | Supply current (Write) ${ }^{(3)}$ | During $\mathrm{t}_{\mathrm{W}}$ $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 2.5 \mathrm{~V}$ | - | $2^{(4)(5)}$ | mA |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Standby supply current | Device not selected ${ }^{(6)}$, $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}} \text { or } \mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input low voltage (SCL, SDA, $\overline{W C}, E 2, E 1$, EO) ${ }^{(7)}$ | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<2.5 \mathrm{~V}$ | -0.45 | $0.25 \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high voltage (SCL, SDA) | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<2.5 \mathrm{~V}$ | $0.75 \mathrm{~V}_{\mathrm{CC}}$ | 6.5 | V |
|  | Input high voltage ( $\bar{W} C, E 2, ~ E 1, ~ E 0))^{(8)}$ | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<2.5 \mathrm{~V}$ | $0.75 \mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}+0.6$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=1.8 \mathrm{~V}^{(9)}$ | - | 0.2 | V |

1. If the application uses the voltage range R device with $2.5 \mathrm{~V}<\mathrm{V}_{\mathrm{cc}}<5.5 \mathrm{~V}$ and $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$, please refer to Table 13 instead of this table.
2. Only for devices identified with process letter K or T (devices operating at $\mathrm{f}_{\mathrm{C}} \max =1 \mathrm{MHz}$, see note (1) in Table 17)
3. For devices identified with process letter K or T
4. Characterized value, not tested in production.
5. 3 mA for previous devices identified by process letter A .
6. The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle $t_{W}\left(t_{W}\right.$ is triggered by the correct decoding of a Write instruction).
7. $\mathrm{E}_{\mathrm{i}}$ inputs should be tied to $\mathrm{V}_{\mathrm{ss}}$ (see Section 2.3).
8. $E_{i}$ inputs should be tied to $V_{c c}$ (see Section 2.3).
9. $\mathrm{I}_{\mathrm{OL}}=0.7 \mathrm{~mA}$ for devices identified by process letter A .

Table 15. DC characteristics (M24128-BF, M24128-DF, device grade 6)

| Symbol | Parameter | Test conditions ${ }^{(1)}$ (in addition to those in Table 8) | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ | Input leakage current (E0, E1, E2, SCL, SDA) | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}} \text { or } \mathrm{V}_{\mathrm{CC}}$ <br> device in Standby mode | - | $\pm 2$ | $\mu \mathrm{A}$ |
| ILO | Output leakage current | SDA in $\mathrm{Hi}-\mathrm{Z}$, external voltage applied on SDA: $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{CC}}$ | - | $\pm 2$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply current (Read) | $\mathrm{V}_{\mathrm{CC}}=1.6 \mathrm{~V}$ or $1.7 \mathrm{~V}, \mathrm{f}_{\mathrm{C}}=400 \mathrm{kHz}$ | - | 0.8 | mA |
|  |  | $\mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}{ }^{(2)}$ | - | 2.5 |  |
| ICCO | Supply current (Write) | During $\mathrm{t}_{\mathrm{W}} \mathrm{VCC}<2.5 \mathrm{~V}$ | - | $2^{(3)(4)}$ | mA |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Standby supply current | $\begin{aligned} & \text { Device not selected }{ }^{(5)}, \\ & \mathrm{V}_{I N}=\mathrm{V}_{\mathrm{SS}} \text { or } \mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{CC}}=1.6 \mathrm{~V} \text { or } \\ & 1.7 \mathrm{~V} \end{aligned}$ | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input low voltage $\left(S C L, S D A, \overline{W C}, E_{i}\right)^{(6)}$ | $\mathrm{V}_{\mathrm{Cc}}<2.5 \mathrm{~V}$ | -0.45 | $0.25 \mathrm{~V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high voltage (SCL, SDA) | $\mathrm{V}_{\mathrm{CC}}<2.5 \mathrm{~V}$ | $0.75 \mathrm{~V}_{\mathrm{CC}}$ | 6.5 | V |
|  | Input high voltage $(\overline{W C}, E 2, E 1, E 0)^{(7)}$ | $\mathrm{V}_{\mathrm{CC}}<2.5 \mathrm{~V}$ | $0.75 \mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}+0.6$ |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}^{(8)}, \\ & \mathrm{V}_{\mathrm{CC}}=1.6 \mathrm{~V} \text { or } 1.7 \mathrm{~V} \end{aligned}$ | - | 0.2 | V |

1. If the application uses the voltage range F device with $2.5 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<5.5 \mathrm{~V}$ and $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$, please refer to Table 13 instead of this table.
2. Only for devices identified by process letter K or T (see Table 17).
3. Characterized value, not tested in production.
4. 3 mA for previous devices identified by process letter A.
5. The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle $t_{W}$ ( $t_{W}$ is triggered by the correct decoding of a Write instruction).
6. $\quad \mathrm{E}_{\mathrm{i}}$ inputs should be tied to $\mathrm{V}_{\mathrm{SS}}$ (see Section 2.3).
7. $\mathrm{E}_{\mathrm{i}}$ inputs should be tied to $\mathrm{V}_{\mathrm{CC}}$ (see Section 2.3).
8. $\mathrm{IOL}=0.7 \mathrm{~mA}$ for devices identified by process letters A .

Table 16. 400 kHz AC characteristics

| Symbol | Alt. | Parameter | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{C}}$ | $\mathrm{f}_{\text {SCL }}$ | Clock frequency | - | 400 | kHz |
| $\mathrm{t}_{\mathrm{CHCL}}$ | $\mathrm{t}_{\text {HIGH }}$ | Clock pulse width high | 600 | - | ns |
| $\mathrm{t}_{\mathrm{CLCH}}$ | tow | Clock pulse width low | 1300 | - | ns |
| $\mathrm{t}_{\text {QL1QL2 }}{ }^{(1)}$ | $\mathrm{t}_{\mathrm{F}}$ | SDA (out) fall time | $20^{(2)}$ | 300 | ns |
| ${ }^{\text {¢ }}$ H1 ${ }^{\text {PH2 }}$ | $\mathrm{t}_{\mathrm{R}}$ | Input signal rise time | (3) | (3) | ns |
| $\mathrm{t}_{\text {XL1 XL2 }}$ | $\mathrm{t}_{\mathrm{F}}$ | Input signal fall time | (3) | (3) | ns |
| $\mathrm{t}_{\mathrm{DXCH}}$ | $\mathrm{t}_{\text {SU:DAT }}$ | Data in set up time | 100 | - | ns |
| $\mathrm{t}_{\text {CLDX }}$ | $\mathrm{t}_{\text {HD:DAT }}$ | Data in hold time | 0 | - | ns |
| $\mathrm{t}_{\text {CLQX }}{ }^{(4)}$ | $t_{\text {DH }}$ | Data out hold time | $50^{(5)}$ | - | ns |
| $\mathrm{t}_{\mathrm{CLQV}}{ }^{(6)}$ | $\mathrm{t}_{\text {AA }}$ | Clock low to next data valid (access time) | - | 900 | ns |
| $\mathrm{t}_{\mathrm{CHDL}}$ | $\mathrm{t}_{\text {SU:STA }}$ | Start condition setup time | 600 | - | ns |
| $\mathrm{t}_{\text {DLCL }}$ | $\mathrm{t}_{\text {HD: STA }}$ | Start condition hold time | 600 | - | ns |
| $\mathrm{t}_{\mathrm{CHDH}}$ | $\mathrm{t}_{\text {SU:STO }}$ | Stop condition set up time | 600 | - | ns |
| ${ }^{\text {D }}$ HDL | $t_{\text {BuF }}$ | Time between Stop condition and next Start condition | 1300 | - | ns |
| $\mathrm{t}_{\text {WLDL }}{ }^{(7)(1)}$ | $t_{\text {su:wc }}$ | $\overline{\mathrm{WC}}$ set up time (before the Start condition) | 0 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {DHWH }}{ }^{(8)(1)}$ | $\mathrm{t}_{\mathrm{HD}: \mathrm{WC}}$ | $\overline{\mathrm{WC}}$ hold time (after the Stop condition) | 1 | - | $\mu \mathrm{s}$ |
| $t_{W}$ | $t_{\text {WR }}$ | Internal Write cycle duration | - | 5 | ms |
| $t_{N S}{ }^{(1)}$ | - | Pulse width ignored (input filter on SCL and SDA) - single glitch | - | $50^{(9)}$ | ns |

1. Characterized only, not tested in production.
2. With $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$.
3. There is no min. or max. values for the input signal rise and fall times. It is however recommended by the $1^{2} \mathrm{C}$ specification that the input signal rise and fall times be more than 20 ns and less than 300 ns when $\mathrm{f}_{\mathrm{C}}<400 \mathrm{kHz}$.
4. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
5. The previous products were specified with $\mathrm{t}_{\mathrm{CLQX}}$ longer than 50 ns . it should be noted that any $\mathrm{t}_{\mathrm{CLQX}}$ value longer than 50 ns offers a safe margin when compared to the I2C-bus specification recommendations.
6. $\mathrm{t}_{\mathrm{CLQV}}$ is the time (from the falling edge of SCL ) required by the SDA bus line to reach either $0.3 \mathrm{~V}_{\mathrm{CC}}$ or $0.7 \mathrm{~V}_{\mathrm{cc}}$, assuming that $\mathrm{R}_{\text {bus }} \times \mathrm{C}_{\text {bus }}$ time constant is within the values specified in Figure 13.
7. $\overline{\mathrm{WC}}=0$ set up time condition to enable the execution of a WRITE command.
8. $\overline{W C}=0$ hold time condition to enable the execution of a WRITE command.
9. The previous products were specified with $\mathrm{t}_{\mathrm{NS}}$ longer than 50 ns . it should be noted that the $\mathrm{t}_{\mathrm{NS}}(\max )=$ 50 ns is the value defined by the I 2 C -bus specification.

Table 17. 1 MHz AC characteristics

| Symbol | Alt. | Parameter ${ }^{(1)}$ | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{C}}$ | $\mathrm{f}_{\mathrm{SCL}}$ | Clock frequency | 0 | 1 | MHz |
| $\mathrm{t}_{\mathrm{CHCL}}$ | $\mathrm{t}_{\text {HIGH }}$ | Clock pulse width high | 260 | - | ns |
| $\mathrm{t}_{\mathrm{CLCH}}$ | t Low | Clock pulse width low | 500 | - | ns |
|  | $\mathrm{t}_{\mathrm{R}}$ | Input signal rise time | (2) | (2) | ns |
| ${ }^{\text {XL1 }}$ XL2 | $\mathrm{t}_{\mathrm{F}}$ | Input signal fall time | (2) | (2) | ns |
| $\mathrm{t}_{\text {QL1QL2 }}{ }^{(3)}$ | $\mathrm{t}_{\mathrm{F}}$ | SDA (out) fall time | $20^{(4)}$ | 120 | ns |
| $t_{\text {DXCH }}$ | $\mathrm{t}_{\text {SU:DAT }}$ | Data in setup time | 50 | - | ns |
| $\mathrm{t}_{\text {CLDX }}$ | $\mathrm{t}_{\text {HD: DAT }}$ | Data in hold time | 0 | - | ns |
| $\mathrm{t}_{\text {CLQx }}{ }^{(5)}$ | $t_{\text {DH }}$ | Data out hold time | $50^{(6)}$ | - | ns |
| $\mathrm{t}_{\text {CLQV }}{ }^{(7)}$ | $\mathrm{t}_{\mathrm{AA}}$ | Clock low to next data valid (access time) | - | 450 | ns |
| $\mathrm{t}_{\text {CHDL }}$ | $\mathrm{t}_{\text {SU:STA }}$ | Start condition setup time | 250 | - | ns |
| $\mathrm{t}_{\text {DLCL }}$ | $\mathrm{t}_{\text {HD: }}$ STA | Start condition hold time | 250 | - | ns |
| $\mathrm{t}_{\mathrm{CHDH}}$ | $t_{\text {su:Sto }}$ | Stop condition setup time | 250 | - | ns |
| ${ }^{\text {D }}$ LDL | $t_{\text {BUF }}$ | Time between Stop condition and next Start condition | 500 | - | ns |
| $\mathrm{t}_{\text {WLDL }}{ }^{(8)(3)}$ | $\mathrm{t}_{\text {Su:WC }}$ | $\overline{\mathrm{WC}}$ set up time (before the Start condition) | 0 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {DHWH }}{ }^{(9)(3)}$ | $\mathrm{t}_{\mathrm{HD}: \mathrm{WC}}$ | $\overline{\mathrm{WC}}$ hold time (after the Stop condition) | 1 | - | $\mu \mathrm{s}$ |
| $t_{W}$ | $t_{\text {WR }}$ | Write time | - | 5 | ms |
| $t_{N S}{ }^{(3)}$ | - | Pulse width ignored (input filter on SCL and SDA) | - | $50^{(10)}$ | ns |

1. Only for devices identified by the process letter K or T (devices qualified at 1 MHz ).
2. There is no min. or max. values for the input signal rise and fall times. It is however recommended by the $I^{2} \mathrm{C}$ specification that the input signal rise and fall times be less than 120 ns when $\mathrm{f}_{\mathrm{C}}<1 \mathrm{MHz}$.
3. Characterized only, not tested in production.
4. With $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$.
5. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
6. The previous products were specified with $\mathrm{t}_{\text {CLQX }}$ longer than 50 ns . it should be noted that any $\mathrm{t}_{\mathrm{CLQX}}$ value longer than 50 ns offers a safe margin when compared to the I2C-bus specification recommendations.
7. $t_{\text {CLQV }}$ is the time (from the falling edge of $S C L$ ) required by the SDA bus line to reach either $0.3 \mathrm{~V}_{\mathrm{CC}}$ or $0.7 V_{C C}$, assuming that the Rbus $\times$ Cbus time constant is within the values specified in Figure 14.
8. $\overline{\mathrm{WC}}=0$ set up time condition to enable the execution of a WRITE command.
9. $\overline{\mathrm{WC}}=0$ hold time condition to enable the execution of a WRITE command.
10. The previous products were specified with $t_{\text {NS }}$ longer than 50 ns . it should be noted that the I2C-bus specification recommends a $\mathrm{t}_{\text {NS }}$ value longer than 50 ns .

Figure 13. Maximum $R_{\text {bus }}$ value versus bus parasitic capacitance ( $C_{b u s}$ ) for an I2C bus at maximum frequency $f_{C}=400 \mathrm{kHz}$


Figure 14. Maximum $R_{\text {bus }}$ value versus bus parasitic capacitance $C_{b u s}$ ) for an I2C bus at maximum frequency $f_{C}=1 \mathrm{MHz}$


Figure 15. AC waveforms


## $9 \quad$ Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ${ }^{\circledR}$ packages, depending on their level of environmental compliance. ECOPACK ${ }^{\circledR}$ specifications, grade definitions and product status are available at: www.st.com. ECOPACK ${ }^{\circledR}$ is an ST trademark.

For die information concerning the M24128 delivered in unsawn wafer, please contact your nearest ST Sales Office.

### 9.1 UFDFPN5 (DFN5) package information

Figure 16. UFDFPN5 $-1.7 \times 1.4 \mathrm{~mm}, 0.55 \mathrm{~mm}$ thickness, ultra thin fine pitch dual flat package, no lead - package outline


1. On the bottom side, pin 1 is identified by the specific pad shape and, on the top side, pin 1 is defined from the orientation of the marking: when reading the marking, pin 1 is below the upper left package corner.

Table 18. UFDFPN5-1.7 $\times 1.4 \mathrm{~mm}, 0.55 \mathrm{~mm}$ thickness, ultra thin fine pitch dual flat package, no lead - package mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | 0.500 | 0.550 | 0.600 | 0.0197 | 0.0217 | 0.0236 |
| A1 | 0.000 | - | 0.050 | 0.0000 | - | 0.0020 |
| $\mathrm{~b}^{(2)}$ | 0.175 | 0.200 | 0.225 | 0.0069 | 0.0079 | 0.0089 |
| D | 1.600 | 1.700 | 1.800 | 0.0630 | 0.0669 | 0.0709 |
| D1 | 1.400 | 1.500 | 1.600 | 0.0551 | 0.0591 | 0.0630 |
| E | 1.300 | 1.400 | 1.500 | 0.0512 | 0.0551 | 0.0591 |
| E1 | 0.175 | 0.200 | 0.225 | 0.0069 | 0.0079 | 0.0089 |
| X | - | 0.200 | - | - | 0.0079 | - |

Table 18. UFDFPN5-1.7 $\times 1.4 \mathrm{~mm}, 0.55 \mathrm{~mm}$ thickness, ultra thin fine pitch dual flat package, no lead - package mechanical data (continued)

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| Y | - | 0.200 | - | - | 0.0079 | - |
| e | - | 0.400 | - | - | 0.0157 | - |
| L | 0.500 | 0.550 | 0.600 | 0.0197 | 0.0217 | 0.0236 |
| L1 | - | 0.100 | - | - | 0.0039 | - |
| k | - | 0.400 | - | - | 0.0157 | - |

1. Values in inches are converted from mm and rounded to 4 decimal digits.
2. Dimension $b$ applies to plated terminal and is measured between 0.15 and 0.30 mm from the terminal tip.

Figure 17. UFDFPN5-5-lead, $1.7 \times 1.4 \mathrm{~mm}, 0.55 \mathrm{~mm}$ thickness, ultra thin fine pitch dual flat package, no lead recommended footprint


1. Dimensions are expressed in millimeters.

### 9.2 UFDFPN8 (DFN8) package information

Figure 18. UFDFPN8 - $2 \times 3 \mathrm{~mm}, 0.55$ thickness, ultra thin fine pitch dual flat package, no lead - package outline


1. Drawing is not to scale.
2. The central pad (the area E2 by D2 in the above illustration) must be either connected to $\mathrm{V}_{\mathrm{SS}}$ or left floating (not connected) in the end application.

Table 19. UFDFPN8 - $2 \times 3 \mathrm{~mm}, 0.55$ thickness, ultra thin fine pitch dual flat package, no lead - package mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | 0.450 | 0.550 | 0.600 | 0.0177 | 0.0217 | 0.0236 |
| A1 | 0.000 | 0.020 | 0.050 | 0.0000 | 0.0008 | 0.0020 |
| b | 0.200 | 0.250 | 0.300 | 0.0079 | 0.0098 | 0.0118 |
| D | 1.900 | 2.000 | 2.100 | 0.0748 | 0.0787 | 0.0827 |
| D2 | 1.200 | - | 1.600 | 0.0472 | - | 0.0630 |
| E | 2.900 | 3.000 | 3.100 | 0.1142 | 0.1181 | 0.1220 |
| E2 | 1.200 | - | 1.600 | 0.0472 | - | 0.0630 |
| e | - | 0.500 | - | - | 0.0197 | - |
| K | 0.300 | - | - | 0.0118 | - | - |
| L | 0.300 | - | 0.500 | 0.0118 | - | 0.0197 |
| L1 | - | - | 0.150 | - | - | 0.0059 |
| L3 | 0.300 | - | - | 0.0118 | - | - |
| eee ${ }^{(2)}$ | 0.080 | - | - | 0.0031 | - | - |

1. Values in inches are converted from mm and rounded to four decimal digits.
2. Applied for exposed die paddle and terminals. Exclude embedding part of exposed die paddle from measuring.

### 9.3 TSSOP8 package information

Figure 19.TSSOP8 $-3 \times 4.4 \mathrm{~mm}, 0.65 \mathrm{~mm}$ pitch, 8 -lead thin shrink small outline, package outline


1. Drawing is not to scale.

Table 20. TSSOP8-3 x $4.4 \mathrm{~mm}, 0.65 \mathrm{~mm}$ pitch, 8-lead thin shrink small outline, package mechanical data

| Symbol | millimeters |  |  | inches ${ }^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. |
| A | - | - | 1.200 | - | - | 0.0472 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 0.800 | 1.000 | 1.050 | 0.0315 | 0.0394 | 0.0413 |
| b | 0.190 | - | 0.300 | 0.0075 | - | 0.0118 |
| c | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| CP | - | - | 0.100 | - | - | 0.0039 |
| D | 2.900 | 3.000 | 3.100 | 0.1142 | 0.1181 | 0.1220 |
| e | - | 0.650 | - | - | 0.0256 | - |
| E | 6.200 | 6.400 | 6.600 | 0.2441 | 0.2520 | 0.2598 |
| E1 | 4.300 | 4.400 | 4.500 | 0.1693 | 0.1732 | 0.1772 |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| $\alpha$ | $0^{\circ}$ | - | $8^{\circ}$ | $0^{\circ}$ | - | $8^{\circ}$ |

1. Values in inches are converted from mm and rounded to four decimal digits.

### 9.4 SO8N package information

Figure 20. SO8N - $3.9 \times 4.9 \mathrm{~mm}$, 8 -lead plastic small outline, 150 mils body width, package outline


1. Drawing is not to scale.

Table 21. SO8N - $3.9 \times 4.9 \mathrm{~mm}$, 8-lead plastic small outline, 150 mils body width, package mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. |
| A | - | - | 1.750 | - | - | 0.0689 |
| A1 | 0.100 | - | 0.250 | 0.0039 | - | 0.0098 |
| A2 | 1.250 | - | - | 0.0492 | - | - |
| b | 0.280 | - | 0.480 | 0.0110 | - | 0.0189 |
| c | 0.170 | - | 0.230 | 0.0067 | - | 0.0091 |
| D | 4.800 | 4.900 | 5.000 | 0.1890 | 0.1929 | 0.1969 |
| E | 5.800 | 6.000 | 6.200 | 0.2283 | 0.2362 | 0.2441 |
| E1 | 3.800 | 3.900 | 4.000 | 0.1496 | 0.1535 | 0.1575 |
| e | - | 1.270 | - | - | 0.0500 | - |
| h | 0.250 | - | 0.500 | 0.0098 | - | 0.0197 |
| k | $0^{\circ}$ | - | $8^{\circ}$ | $0^{\circ}$ | - | $8^{\circ}$ |
| L | 0.400 | - | 1.270 | 0.0157 | - | 0.0500 |
| L1 | - | 1.040 | - | - | 0.0409 | - |
| ccc | - | - | 0.100 | - | - | 0.0039 |

1. Values in inches are converted from mm and rounded to four decimal digits.

Figure 21. SO8N - $3.9 \times 4.9 \mathrm{~mm}$, 8 -lead plastic small outline, 150 mils body width, package recommended footprint


1. Dimensions are expressed in millimeters.

### 9.5 WLCSP package information

Figure 22. WLCSP - 8-bump, $1.289 \times 1.099 \mathrm{~mm}, 0.4 \mathrm{~mm}$ pitch wafer level chip scale package outline


1. Drawing is not to scale.

Table 22. WLCSP - 8-bump, $1.289 \times 1.099 \mathrm{~mm}, 0.4 \mathrm{~mm}$ pitch wafer level chip scale package mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | 0.500 | 0.540 | 0.580 | 0.0197 | 0.0213 | 0.0228 |
| A1 | - | 0.190 | - | - | 0.0075 | - |
| A2 | - | 0.350 | - | - | 0.0138 | - |
| b $^{(2)}$ | - | 0.270 | - | - | 0.0106 | - |
| D | - | 1.289 | 1.309 | - | 0.0507 | 0.0515 |
| E | - | 1.099 | 1.119 | - | 0.0433 | 0.0441 |
| e | - | 0.80 | - | - | 0.0315 | - |
| e1 | - | 0.693 | - | - | 0.0273 | - |
| e2 | - | 0.400 | - | - | 0.0157 | - |

Table 22. WLCSP - 8-bump, $1.289 \times 1.099 \mathrm{~mm}, 0.4 \mathrm{~mm}$ pitch wafer level chip scale package mechanical data (continued)

| e3 | - | 0.400 | - | - | 0.0157 | - |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F | - | 0.203 | - | - | 0.0080 | - |
| G | - | 0.245 | - | - | 0.0096 | - |
| H | - | 0.203 | - | - | 0.0080 | - |
| aaa | - | 0.110 |  | - | 0.0043 | - |
| bbb | - | 0.110 |  | - | 0.0043 | - |
| ccc | - | 0.110 |  | - | 0.0043 | - |
| ddd | - | 0.060 |  | - | 0.0024 | - |
| eee | - | 0.060 |  | - | 0.0024 | - |

1. Values in inches are converted from mm and rounded to 4 decimal digits.
2. Dimension is measured at the maximum bump diameter parallel to primary datum Z .

Figure 23. WLCSP - 8-bump, $1.289 \times 1.099 \mathrm{~mm}, 0.4 \mathrm{~mm}$ pitch wafer level chip scale package recommended footprint


1. Dimensions are expressed in millimeters.

## 10 Ordering information

Table 23. Ordering information scheme
Example:
Device type
$\mathrm{M} 24=\mathrm{I}^{2} \mathrm{C}$ serial access EEPROM

Device function
$128=128$ Kbit ( $16 \mathrm{~K} \times 8$ bit)

Device family
$B=$ Without Identification page
D = With Identification page
Operating voltage
$\mathrm{W}=\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ to 5.5 V
$\mathrm{R}=\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ to 5.5 V
$\mathrm{F}=\mathrm{V}_{\mathrm{CC}}=1.7 \mathrm{~V}$ to 5.5 V
Package ${ }^{(1)}$
MN = SO8 (150 mil width)
DW = TSSOP8 (169 mil width)
MC = UFDFPN8 (DFN8)
MH = UFDFPN5 (DFN5)
CS = WLCSP (chip scale package)

## Device grade

$6=$ Industrial: device tested with standard test flow over -40 to $85^{\circ} \mathrm{C}$

## Option

$\mathrm{T}=$ Tape and reel packing
blank = tube packing

Plating technology
P or G = ECOPACK2 ${ }^{\circledR}$

Process ${ }^{(2)}$
$/ \mathrm{K}=$ Manufacturing technology code

1. ECOPACK2 ${ }^{\circledR}$ (RoHS compliant and free of brominated, chlorinated and antimony oxide flame retardants)
2. The process letters apply to WLCSP device only. These process letters appear on the device package (marking) and on the shipment box. Please contact your nearest ST Sales Office for further information.

Table 24. Ordering information scheme (unsawn wafer) ${ }^{(1)}$
Example:

Device type
M24 $=I^{2} \mathrm{C}$ serial access EEPROM

Device function
$128=128$ Kbit ( $16 \mathrm{~K} \times 8$ bit)

Device family
$B=$ Without Identification page

Operating voltage
$\mathrm{F}=\mathrm{V}_{\mathrm{CC}}=1.7 \mathrm{~V}$ to 5.5 V

Process ${ }^{(2)}$
$\mathrm{K}=\mathrm{F} 8 \mathrm{H}$
$\mathrm{T}=\mathrm{F} 8 \mathrm{H}+$

Delivery form
W = Unsawn wafer

Wafer thickness
20 = Non-backlapped wafer

Wafer testing
I = Inkless test

Device grade
$90=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

1. For all information concerning the M24128 delivered in unsawn wafer, please contact your nearest ST Sales Office.
2. Unsawn wafer is in preview only with process letter T.

## Engineering samples

Parts marked as ES or E are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences deriving from such use. In no event, will ST be liable for the customer using of these engineering samples in production. ST's quality department must be contacted prior to any decision to use these engineering samples to run qualification activity.

## 11 Revision history

Table 25. Document revision history

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 12-Jan-2010 | 18 | Section 4.9: ECC (error correction code) and write cycling modified. |
| 23-Mar-2010 | 19 | Removed PDIP package. |
| 21-Nov-2011 | 20 | Updated UFDFPN8 silhouette on cover page, Figure 16: UFDFPN8 (MLP8) - 8-lead ultra thin fine pitch dual flat package no lead $2 \times$ 3 mm , package outline and Table 19: UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead $2 \times 3 \mathrm{~mm}$, mechanical data to add MC version. <br> Renamed Figure 2. <br> Removed "Available M24128 products" table. <br> Updated disclaimer on last page. |
| 20-Jul-2012 | 21 | Datasheet revision 20 split into: <br> - M24128-125 datasheet for automotive products (range 3), <br> - M24128-BW M24128-BR M24128-BF M24128-DF (this datasheet) <br> for standard products (range 6). <br> Updated <br> - Cycling: 4 million cycles <br> - Data retention: 200 years <br> - Table 17: $\mathrm{t}_{\mathrm{CLQX}}, \mathrm{t}_{\mathrm{NS}}$ <br> Added <br> - Identification page (for M24128-D devices) <br> - Table 17: $\mathrm{t}_{\mathrm{WLDL}}$ and $\mathrm{t}_{\mathrm{DHWH}}$ <br> - Table 18 ( 1 MHz ) |
| 20-Nov-2012 | 22 | Corrected "Device family" data in Table 23: Ordering information scheme. |
| 04-Apr-2013 | 23 | Document reformatted. <br> Removed footnote "3" in Table 2: Device select code. <br> Renamed Figure 18: UFDFPN8 - $2 \times 3 \mathrm{~mm}, 0.55$ thickness, ultra thin fine pitch dual flat package, no lead - package outline and Table 21: UFDFPN8 (MLP8) - 8-lead ultra thin fine pitch dual flat no lead, $2 \times 3$ mm, data. <br> Updated package information in Table 23: Ordering information scheme. |
| 20-Jan-2014 | 24 | Changed MSB address in Section 5.1.2 Changed MSB and LSB address in Section 5.1.3 Updated Figure 15: AC waveforms |

Table 25. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 25-Nov-2014 | 25 | Updated: <br> - Section 5.1.5 <br> - Table 8 and Table 13 <br> - Note 1 and 2 on Table 11 <br> - Note 1 and 2 on Table 12 <br> - Section 9 <br> - Notes on Table 13, Table 14, Table 15, Table 16, Table 17 and Table 22 <br> Added: <br> - Figure 3 <br> - Figure 22 <br> - Note 8 on Table 15. <br> - Reference to Engineering sample on Table 23 <br> Removed Note 2 on Table 14. |
| 03-Apr-2015 | 26 | Added: <br> - Unsawn wafer reference on cover page and Table 24: Ordering information scheme (unsawn wafer) <br> Updated: <br> - note 2 on Table 12 |
| 02-Oct-2015 | 27 | Updated Figure 16 and Table 18 |
| 22-Jun-2016 | 28 | Updated Table 24: Ordering information scheme (unsawn wafer) |
| 14-Feb-2017 | 29 | Update: Table 9: AC measurement conditions, Table 22: WLCSP - 8bump, $1.289 \times 1.099 \mathrm{~mm}, 0.4 \mathrm{~mm}$ pitch wafer level chip scale package mechanical data |
| 13-Sep-2017 | 30 | Added reference to DFN8 and DFN5 in: cover page figure, Figure 3: UFDFPN5 (DFN5) package connections, Section 9.1: UFDFPN5 (DFN5) package information, Section 9.2: UFDFPN8 (DFN8) package information and Table 23: Ordering information scheme <br> Added Figure 17: UFDFPN5-5-lead, $1.7 \times 1.4 \mathrm{~mm}, 0.55 \mathrm{~mm}$ thickness, ultra thin fine pitch dual flat package, no lead recommended footprint |

## IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

$$
\text { © } 2017 \text { STMicroelectronics - All rights reserved }
$$


[^0]:    1. See Section 9: Package information for package dimensions, and how to identify pin 1
[^1]:    1. A group of four bytes is located at addresses $\left[4^{*} N, 4^{*} N+1,4^{*} N+2,4^{*} N+3\right]$, where $N$ is an integer.
[^2]:    1. The seven most significant bits of the Device Select code of a Random Read (bottom right box in the figure) must be identical to the seven most significant bits of the Device Select code of the Write (polling instruction in the figure).
