

## 4 Megabit (x8 or x16, Block Erase) FLASH MEMORY

PRELIMINARY DATA

- DUAL x8 and x16 ORGANIZATION
- SMALL SIZE PLASTIC PACKAGES TSOP56 and SO44
- MEMORY ERASE in BLOCKS
  - One 16K Byte or 8K Word Boot Block (top or bottom location) with hardware write and erase protection
  - Two 8K Byte or 4K Word Key Parameter Blocks
  - One 96K Byte or 48K Word Main Block
  - Three 128K Byte or 64K Word Main Blocks
- $5V \pm 10\%$  SUPPLY VOLTAGE
- $12V \pm 5\%$  PROGRAMMING VOLTAGE
- 100,000 PROGRAM/ERASE CYCLES
- PROGRAM/ERASE CONTROLLER
- AUTOMATIC STATIC MODE
- LOW POWER CONSUMPTION
  - $60\mu A$  Typical in Standby
  - $0.2\mu A$  Typical in Deep Power Down
  - 20/25mA Typical Operating Consumption (Byte/Word)
- HIGH SPEED ACCESS TIME: 70ns
- EXTENDED TEMPERATURE RANGES




Figure 1. Logic Diagram





Table 1. Signal Names


A0-A17	Address Inputs
DQ0-DQ7	Data Input / Outputs
DQ8-DQ14	Data Input / Outputs
DQ15A-1	Data Input/Output or Address Input
$\bar{E}$	Chip Enable
$\bar{G}$	Output Enable
$\bar{W}$	Write Enable
$\overline{\text{BYTE}}$	Byte/Word Organization
$\bar{R}\bar{P}$	Reset/Power Down/Boot Block Unlock
$V_{PP}$	Program & Erase Supply Voltage
$V_{CC}$	Supply Voltage

Figure 2A. TSOP Pin Connections



Warning: NC = Not Connected, DU = Don't Use

Figure 2B. SO Pin Connections



Warning: DU = Don't Use

Table 2. Absolute Maximum Ratings <sup>(1)</sup>

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient Operating Temperature	grade 1 grade 3 grade 6	°C
T <sub>BIAS</sub>	Temperature Under Bias	-50 to 125	°C
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C
V <sub>IO</sub> <sup>(2,3)</sup>	Input or Output Voltages	-0.6 to 7	V
V <sub>CC</sub>	Supply Voltage	-0.6 to 7	V
V <sub>A9</sub> <sup>(2)</sup>	A9 Voltage	-0.6 to 13.5	V
V <sub>PP</sub> <sup>(2)</sup>	Program Supply Voltage, during Erase or Programming	-0.6 to 14	V
V <sub>RP</sub> <sup>(2)</sup>	$\overline{RP}$ Voltage	-0.6 to 13.5	V

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents

- 2. Minimum Voltage may undershoot to -2V during transition and for less than 20ns.
- 3. Maximum DC voltage on I/O is V<sub>CC</sub> + 0.5V, overshoot to 7V allowed for less than 20ns.

Table 3. Operations

Operation	$\overline{E}$	$\overline{G}$	$\overline{W}$	$\overline{RP}$	$\overline{BYTE}$	DQ0 - DQ7	DQ8 - DQ14	DQ15A-1
Read Word	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Data Output	Data Output	Data Output
Read Byte	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Data Output	Hi-Z	Address Input
Write Word	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Data Input	Data Input	Data Input
Write Byte	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Data Input	Hi-Z	Address Input
Output Disable	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	X	Hi-Z	Hi-Z	Hi-Z
Standby	V <sub>IH</sub>	X	X	V <sub>IH</sub>	X	Hi-Z	Hi-Z	Hi-Z
Power Down	X	X	X	V <sub>IL</sub>	X	Hi-Z	Hi-Z	Hi-Z

Note: X = V<sub>IL</sub> or V<sub>IH</sub>, V<sub>PP</sub> = V<sub>PPL</sub> or V<sub>PPH</sub>

Table 4. Electronic Signature

Organization	Code	Device	$\overline{E}$	$\overline{G}$	$\overline{W}$	$\overline{BYTE}$	A0	A9	A1-A8 & A10-A17	DQ0 - DQ7	DQ8 - DQ14	DQ15 A-1
Word-wide	Manufact. Code		V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>ID</sub>	Don't Care	20h	00h	0
	Device Code	M28F410	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>ID</sub>	Don't Care	0F2h	00h	0
		M28F420	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>ID</sub>	Don't Care	0FAh	00h	0
Byte-wide	Manufact. Code		V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>ID</sub>	Don't Care	20h	Hi-Z	Don't Care
	Device Code	M28F410	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	Don't Care	0F2h	Hi-Z	Don't Care
		M28F420	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	Don't Care	0FAh	Hi-Z	Don't Care

Note:  $\overline{RP}$  = V<sub>IH</sub>

## DESCRIPTION

The M28F410 and M28F420 FLASH MEMORIES are non-volatile memories that may be erased electrically at the block level and programmed by byte or word. The interface is directly compatible with most microprocessors. SO44 and TSOP56 packages are used.

## Organization

The organization, as 512K x 8 or 256K x 16, is selectable by an external  $\overline{BYTE}$  signal. When

$\overline{BYTE}$  is Low and the x8 organization is selected, the Data Input/Output signal DQ15 acts as Address line A-1 and selects the lower or upper byte of the memory word for output on DQ0-DQ7, DQ8-DQ14 remain high impedance. When  $\overline{BYTE}$  is High the memory uses the Address inputs A0-A17 and the Data Input/Outputs DQ0-DQ15. Memory control is provided by Chip Enable, Output Enable and Write Enable inputs. A Reset/Power Down/Boot block unlock, tri-level input, places the memory in deep power down, normal operation or enables programming and erasure of the Boot block.

**Table 5. Instructions**

Mnemonic	Instruction	Cycles	1st Cycle			2nd Cycle		
			Operation	Address <sup>(1)</sup>	Data <sup>(4)</sup>	Operation	Address	Data
RD	Read Memory Array	1+	Write	X	0FFh	Read <sup>(2)</sup>	Read Address	Data
RSR	Read Status Register	1+	Write	X	70h	Read <sup>(2)</sup>	X	Status Register
RSIG	Read Electronic Signature	3	Write	X	90h	Read <sup>(2)</sup>	Signature Address <sup>(3)</sup>	Signature
EE	Erase	2	Write	X	20h	Write	Block Address	0D0h
PG	Program	2	Write	X	40h or 10h	Write	Address	Data Input
CLRS	Clear Status Register	1	Write	X	50h			
ES	Erase Suspend	1	Write	X	0B0h			
ER	Erase Resume	1	Write	X	0D0h			

- Notes:** 1. X = Don't Care.  
 2. The first cycle of the RD, RSR or RSIG instruction is followed by read operations to read memory array, Status Register or Electronic Signature codes. Any number of Read cycle can occur after one command cycle.  
 3. Signature address bit A0=V<sub>IL</sub> will output Manufacturer code. Address bit A0=V<sub>IH</sub> will output Device code. Other address bits are ignored.  
 4. When word organization is used, upper byte is don't care for command input.

**Table 6. Commands**

Hex Code	Command
00h	Invalid/Reserved
10h	Alternative Program Set-up
20h	Erase Set-up
40h	Program Set-up
50h	Clear Status Register
70h	Read Status Register
90h	Read Electronic Signature
0B0h	Erase Suspend
0D0h	Erase Resume/Erase Confirm
0FFh	Read Array

**Blocks**

Erase of the memories is in blocks. There are 7 blocks in the memory address space, one Boot Block of 16K Bytes or 8K Words, two 'Key Parameter Blocks' of 8K Bytes or 4K Words, one 'Main

Block' of 96K Bytes or 48K Words, and three 'Main Blocks' of 128K Bytes or 64K Words. The M28F410 memory has the Boot Block at the top of the memory address space (3FFFFh) and the M28F420 locates the Boot Block starting at the bottom (00000h). Erasure of each block takes typically 1 second and each block can be programmed and erased over 100,000 cycles.

The Boot Block is hardware protected from accidental programming or erasure depending on the RP signal. Program/Erase commands in the Boot Block are executed only when RP is at 12V. Block erasure may be suspended while data is read from other blocks of the memory, then resumed.

**Bus Operations**

Six operations can be performed by the appropriate bus cycles, Read Byte or Word from the Array, Read Electronic Signature, Output Disable, Standby, Power Down and Write the Command of an Instruction.

**Command Interface**

Commands can be written to a Command Interface (C.I.) latch to perform read, programming, erasure and to monitor the memory's status. When power

Table 7. Status Register

Mnemonic	Bit	Name	Logic Level	Definition	Note
P/ECS	7	P/E.C. Status	'1'	Ready	Indicates the P/E.C. status, check during Program or Erase, and on completion before checking bits b4 or b5 for Program or Erase Success
			'0'	Busy	
ESS	6	Erase Suspend Status	'1'	Suspended	On an Erase Suspend instruction P/ECS and ESS bits are set to '1'. ESS bit remains '1' until an Erase Resume instruction is given.
			'0'	In progress or Completed	
ES	5	Erase Status	'1'	Erase Error	ES bit is set to '1' if P/E.C. has applied the maximum number of erase pulses to the block without achieving an erase verify.
			'0'	Erase Success	
PS	4	Program Status	'1'	Program Error	PS bit set to '1' if the P/E.C. has failed to program a byte or word.
			'0'	Program Success	
VPPS	3	V <sub>PP</sub> Status	'1'	V <sub>PP</sub> Low, Abort	VPPS bit is set if the V <sub>PP</sub> voltage is below V <sub>PPH</sub> (min) when a Program or Erase instruction has been executed.
			'0'	V <sub>PP</sub> OK	
	2	Reserved			
	1	Reserved			
	0	Reserved			

Notes: Logic level '1' is High, '0' is Low.

is first applied, on exit from power down or if V<sub>CC</sub> falls below V<sub>LKO</sub>, the command interface is reset to Read Memory Array.

### Instructions and Commands

Eight Instructions are defined to perform Read Memory Array, Read Status Register, Read Electronic Signature, Erase, Program, Clear Status Register, Erase Suspend and Erase Resume. An internal Program/Erase Controller (P/E.C.) handles all timing and verification of the Program and Erase instructions and provides status bits to indicate its operation and exit status. Instructions are composed of a first command write operation followed by either second command write, to confirm the commands for programming or erase, or a read operation to read data from the array, the Electronic Signature or the Status Register.

For added data protection, the instructions for byte or word program and block erase consist of two commands that are written to the memory and

which start the automatic P/E.C. operation. Byte or word programming takes typically 9μs, block erase typically 1 second. Erasure of a memory block may be suspended in order to read data from another block and then resumed. A Status Register may be read at any time, including during the programming or erase cycles, to monitor the progress of the operation.


### Power Saving

The M28F410 and M28F420 have a number of power saving features. A CMOS standby mode is entered when the Chip Enable  $\bar{E}$  and the Reset/Power Down ( $\bar{RP}$ ) signals are at V<sub>CC</sub>, when the supply current drops to typically 60μA. A deep power down mode is enabled when the Reset/Power Down ( $\bar{RP}$ ) signal is at V<sub>SS</sub>, when the supply current drops to typically 0.2μA. The time required to awake from the deep power down mode is 300ns maximum, with instructions to the C.I. recognised after only 210ns.


**Table 8. AC Measurement Conditions**

	SRAM Interface Levels	EPROM Interface Levels
Input Rise and Fall Times	≤ 10ns	≤ 10ns
Input Pulse Voltages	0 to 3V	0.45V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V

**Figure 3. AC Testing Input Output Waveform**



**Figure 4. AC Testing Load Circuit**



**Table 9. Capacitance<sup>(1)</sup>** ( $T_A = 25\text{ }^\circ\text{C}$ ,  $f = 1\text{ MHz}$ )

Symbol	Parameter	Test Condition	Min	Max	Unit
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$		6	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0V$		12	pF

**Note:** 1. Sampled only, not 100% tested.

**DEVICE OPERATION**

**Signal Descriptions**

**A0-A17 Address Inputs.** The address signals, inputs for the memory array, are latched during a write operation.

A9 Address Input is also used for the Electronic Signature Operation. When A9 is raised to 12V the Electronic Signature may be read. The A0 signal is used to read two words or bytes, when A0 is Low the Manufacturer code is read and when A0 is High the Device code. When  $\overline{BYTE}$  is Low DQ0-DQ7 output the codes and DQ8-DQ15 are don't care, when  $\overline{BYTE}$  is High DQ0-DQ7 output the codes and DQ8-DQ15 output 00h.

**DQ0-DQ7 Data Input/Outputs.** The data inputs, a byte or the lower byte of a word to be programmed or a command to the C.I., are latched when both Chip Enable  $\overline{E}$  and Write Enable  $\overline{W}$  are active. The data output from the memory Array, the Electronic Signature or Status Register is valid when Chip Enable  $\overline{E}$  and Output Enable  $\overline{G}$  are active. The output is high impedance when the chip is deselected or the outputs are disabled.

**DQ8-DQ14 and DQ15A-1 Data Input/Outputs.** These input/outputs are used in the word-wide organization. When  $\overline{BYTE}$  is High for the most significant byte of the input or output, functioning as described for DQ0-DQ7 above. When  $\overline{BYTE}$  is Low, DQ8-DQ14 are high impedance, DQ15A-1 is the Address A-1 input.

**Table 10. DC Characteristics**(T<sub>A</sub> = 0 to 70°C; V<sub>CC</sub> = 5V±10% or 5V±5%; V<sub>PP</sub> = 12V±5%)

Symbol	Parameter	Test Condition	Min	Max	Unit
I <sub>LI</sub>	Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		±1	μA
I <sub>LO</sub>	Output Leakage Current	0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>		±10	μA
I <sub>CC</sub> <sup>(1,3)</sup>	Supply Current (Read Byte-wide) TTL	$\bar{E} = V_{IL}$ , f = 10MHz, I <sub>OUT</sub> = 0mA		50	mA
I <sub>CC</sub> <sup>(1,3)</sup>	Supply Current (Read Word-wide) TTL	$\bar{E} = V_{IL}$ , f = 10MHz, I <sub>OUT</sub> = 0mA		55	mA
I <sub>CC</sub> <sup>(1,3)</sup>	Supply Current (Read Byte-wide) CMOS	$\bar{E} = V_{SS}$ , f = 10MHz, I <sub>OUT</sub> = 0mA		45	mA
	Supply Current (Read Word-wide) CMOS	$\bar{E} = V_{SS}$ , f = 10MHz, I <sub>OUT</sub> = 0mA		50	mA
I <sub>CC1</sub> <sup>(3)</sup>	Supply Current (Standby) TTL	$\bar{E} = V_{IH}$ , $\overline{RP} = V_{IH}$		3	mA
	Supply Current (Standby) CMOS	$\bar{E} = V_{CC} \pm 0.2V$ , $\overline{RP} = V_{CC} \pm 0.2V$ , BYTE = V <sub>CC</sub> ± 0.2V or V <sub>SS</sub>		100	μA
I <sub>CC2</sub> <sup>(3)</sup>	Supply Current (Power Down)	$\overline{RP} = V_{SS} \pm 0.2V$		5	μA
I <sub>CC3</sub>	Supply Current (Program Byte-wide)	Byte program in progress		50	mA
	Supply Current (Program Word-wide)	Word program in progress		60	mA
I <sub>CC4</sub>	Supply Current (Erase)	Erase in progress		30	mA
I <sub>CC5</sub> <sup>(2)</sup>	Supply Current (Erase Suspend)	$\bar{E} = V_{IH}$ , Erase suspended		10	mA
I <sub>PP</sub>	Program Current (Read or Standby)	V <sub>PP</sub> > V <sub>CC</sub>		200	μA
I <sub>PP1</sub>	Program Leakage Current (Read or Standby)	V <sub>PP</sub> ≤ V <sub>CC</sub>		±10	μA
I <sub>PP2</sub>	Program Current (Power Down)	$\overline{RP} = V_{SS} \pm 0.2V$		5	μA
I <sub>PP3</sub>	Program Current (Program Byte-wide)	Byte program in progress		30	mA
I <sub>PP3</sub>	Program Current (Program Word-wide)	Word program in progress		40	mA
I <sub>PP4</sub>	Program Current (Erase)	Erase in progress		30	mA
I <sub>PP5</sub>	Program Current (Erase Suspend)	Erase suspended		200	μA
V <sub>IL</sub>	Input Low Voltage		-0.5	0.8	V
V <sub>IH</sub>	Input High Voltage		2	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 5.8mA		0.45	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -2.5mA	2.4		V
V <sub>PPL</sub>	Program Voltage (Normal operation)		0	6.5	V
V <sub>PPH</sub>	Program Voltage (Program or Erase operations)		11.4	12.6	V
V <sub>ID</sub>	A9 Voltage (Electronic Signature)		11.4	13	V
I <sub>ID</sub>	A9 Current (Electronic Signature)	A9 = V <sub>ID</sub>		500	μA
V <sub>LKO</sub>	Supply Voltage (Erase and Program lock-out)		2		V
V <sub>HH</sub>	Input Voltage ( $\overline{RP}$ , Boot unlock)	Boot block Program or Erase	11.4	13	V

**Notes:** 1. Automatic Power Saving reduces I<sub>CC</sub> to ≤ 8mA typical in static operation.2. Current increases to I<sub>CC</sub> + I<sub>CC5</sub> during a read operation.3. CMOS levels V<sub>CC</sub> ± 0.2V and V<sub>SS</sub> ± 0.2V. TTL levels V<sub>IH</sub> and V<sub>IL</sub>.

**Table 11. DC Characteristics**

 (T<sub>A</sub> = -40 to 85°C; V<sub>CC</sub> = 5V±10% or 5V±5%; V<sub>PP</sub> = 12V±5%)

Symbol	Parameter	Test Condition	Min	Max	Unit
I <sub>LI</sub>	Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		±1	μA
I <sub>LO</sub>	Output Leakage Current	0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>		±10	μA
I <sub>CC</sub> <sup>(1,3)</sup>	Supply Current (Read Byte-wide) TTL	$\bar{E} = V_{IL}$ , f = 10MHz, I <sub>OUT</sub> = 0mA		65	mA
I <sub>CC</sub> <sup>(1,3)</sup>	Supply Current (Read Word-wide) TTL	$\bar{E} = V_{IL}$ , f = 10MHz, I <sub>OUT</sub> = 0mA		70	mA
I <sub>CC</sub> <sup>(1,3)</sup>	Supply Current (Read Byte-wide) CMOS	$\bar{E} = V_{SS}$ , f = 10MHz, I <sub>OUT</sub> = 0mA		60	mA
	Supply Current (Read Word-wide) CMOS	$\bar{E} = V_{SS}$ , f = 10MHz, I <sub>OUT</sub> = 0mA		65	mA
I <sub>CC1</sub> <sup>(3)</sup>	Supply Current (Standby) TTL	$\bar{E} = V_{IH}$ , $\overline{RP} = V_{IH}$		3	mA
	Supply Current (Standby) CMOS	$\bar{E} = V_{CC} \pm 0.2V$ , $\overline{RP} = V_{CC} \pm 0.2V$ , BYTE = V <sub>CC</sub> ± 0.2V or V <sub>SS</sub>		100	μA
I <sub>CC2</sub> <sup>(3)</sup>	Supply Current (Power Down)	$\overline{RP} = V_{SS} \pm 0.2V$		8	μA
I <sub>CC3</sub>	Supply Current (Program Byte-wide)	Byte program in progress		50	mA
	Supply Current (Program Word-wide)	Word program in progress		60	mA
I <sub>CC4</sub>	Supply Current (Erase)	Erase in progress		30	mA
I <sub>CC5</sub> <sup>(2)</sup>	Supply Current (Erase Suspend)	$\bar{E} = V_{IH}$ , Erase suspended		10	mA
I <sub>PP</sub>	Program Current (Read or Standby)	V <sub>PP</sub> > V <sub>CC</sub>		200	μA
I <sub>PP1</sub>	Program Leakage Current (Read or Standby)	V <sub>PP</sub> ≤ V <sub>CC</sub>		±15	μA
I <sub>PP2</sub>	Program Current (Power Down)	$\overline{RP} = V_{SS} \pm 0.2V$		5	μA
I <sub>PP3</sub>	Program Current (Program Byte-wide)	Byte program in progress		30	mA
I <sub>PP3</sub>	Program Current (Program Word-wide)	Word program in progress		40	mA
I <sub>PP4</sub>	Program Current (Erase)	Erase in progress		30	mA
I <sub>PP5</sub>	Program Current (Erase Suspend)	Erase suspended		200	μA
V <sub>IL</sub>	Input Low Voltage		-0.5	0.8	V
V <sub>IH</sub>	Input High Voltage		2	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 5.8mA		0.45	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -2.5mA	2.4		V
V <sub>PPL</sub>	Program Voltage (Normal operation)		0	6.5	V
V <sub>PPH</sub>	Program Voltage (Program or Erase operations)		11.4	12.6	V
V <sub>ID</sub>	A9 Voltage (Electronic Signature)		11.4	13	V
I <sub>ID</sub>	A9 Current (Electronic Signature)	A9 = V <sub>ID</sub>		500	μA
V <sub>LKO</sub>	Supply Voltage (Erase and Program lock-out)		2		V
V <sub>HH</sub>	Input Voltage ( $\overline{RP}$ , Boot unlock)	Boot block Program or Erase	11.4	13	V

**Notes:** 1. Automatic Power Saving reduces I<sub>CC</sub> to ≤ 8mA typical in static operation.

 2. Current increases to I<sub>CC</sub> + I<sub>CC5</sub> during a read operation.

 3. CMOS levels V<sub>CC</sub> ± 0.2V and V<sub>SS</sub> ± 0.2V. TTL levels V<sub>IH</sub> and V<sub>IL</sub>.



**Table 12. DC Characteristics**(T<sub>A</sub> = -40 to 125°C; V<sub>CC</sub> = 5V±10% or 5V±5% ; V<sub>PP</sub> = 12V±5%)

Symbol	Parameter	Test Condition	Min	Max	Unit
I <sub>LI</sub>	Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		±1	μA
I <sub>LO</sub>	Output Leakage Current	0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>		±10	μA
I <sub>CC</sub> <sup>(1,3)</sup>	Supply Current (Read Byte-wide) TTL	$\bar{E} = V_{IL}$ , f = 10MHz, I <sub>OUT</sub> = 0mA		65	mA
I <sub>CC</sub> <sup>(1,3)</sup>	Supply Current (Read Word-wide) TTL	$\bar{E} = V_{IL}$ , f = 10MHz, I <sub>OUT</sub> = 0mA		70	mA
I <sub>CC</sub> <sup>(1,3)</sup>	Supply Current (Read Byte-wide) CMOS	$\bar{E} = V_{SS}$ , f = 10MHz, I <sub>OUT</sub> = 0mA		60	mA
	Supply Current (Read Word-wide) CMOS	$\bar{E} = V_{SS}$ , f = 10MHz, I <sub>OUT</sub> = 0mA		65	mA
I <sub>CC1</sub> <sup>(3)</sup>	Supply Current (Standby) TTL	$\bar{E} = V_{IH}$ , $\overline{RP} = V_{IH}$		3	mA
	Supply Current (Standby) CMOS	$\bar{E} = V_{CC} \pm 0.2V$ , $\overline{RP} = V_{CC} \pm 0.2V$ , BYTE = V <sub>CC</sub> ± 0.2V or V <sub>SS</sub>		130	μA
I <sub>CC2</sub> <sup>(3)</sup>	Supply Current (Power Down)	$\overline{RP} = V_{SS} \pm 0.2V$		80	μA
I <sub>CC3</sub>	Supply Current (Program Byte-wide)	Byte program in progress		50	mA
	Supply Current (Program Word-wide)	Word program in progress		60	mA
I <sub>CC4</sub>	Supply Current (Erase)	Erase in progress		30	mA
I <sub>CC5</sub> <sup>(2)</sup>	Supply Current (Erase Suspend)	$\bar{E} = V_{IH}$ , Erase suspended		10	mA
I <sub>PP</sub>	Program Current (Read or Standby)	V <sub>PP</sub> > V <sub>CC</sub>		200	μA
I <sub>PP1</sub>	Program Leakage Current (Read or Standby)	V <sub>PP</sub> ≤ V <sub>CC</sub>		±10	μA
I <sub>PP2</sub>	Program Current (Power Down)	$\overline{RP} = V_{SS} \pm 0.2V$		5	μA
I <sub>PP3</sub>	Program Current (Program Byte-wide)	Byte program in progress		30	mA
I <sub>PP3</sub>	Program Current (Program Word-wide)	Word program in progress		40	mA
I <sub>PP4</sub>	Program Current (Erase)	Erase in progress		30	mA
I <sub>PP5</sub>	Program Current (Erase Suspend)	Erase suspended		200	μA
V <sub>IL</sub>	Input Low Voltage		-0.5	0.8	V
V <sub>IH</sub>	Input High Voltage		2	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 5.8mA		0.45	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -2.5mA	2.4		V
V <sub>PPL</sub>	Program Voltage (Normal operation)		0	6.5	V
V <sub>PPH</sub>	Program Voltage (Program or Erase operations)		11.4	12.6	V
V <sub>ID</sub>	A9 Voltage (Electronic Signature)		11.4	13	V
I <sub>ID</sub>	A9 Current (Electronic Signature)	A9 = V <sub>ID</sub>		500	μA
V <sub>LKO</sub>	Supply Voltage (Erase and Program lock-out)		2		V
V <sub>HH</sub>	Input Voltage ( $\overline{RP}$ , Boot unlock)	Boot block Program or Erase	11.4	13	V

**Notes:** 1. Automatic Power Saving reduces I<sub>CC</sub> to ≤ 8mA typical in static operation.2. Current increases to I<sub>CC</sub> + I<sub>CC5</sub> during a read operation.3. CMOS levels V<sub>CC</sub> ± 0.2V and V<sub>SS</sub> ± 0.2V. TTL levels V<sub>IH</sub> and V<sub>IL</sub>.

## M28F410, M28F420

**Table 13. Read AC Characteristics <sup>(1)</sup>**  
( $T_A = 0$  to  $70^\circ\text{C}$  or  $-40$  to  $85^\circ\text{C}$ ;  $V_{PP} = 12\text{V} \pm 5\%$ )

Symbol	Alt	Parameter	M28F410 / 20								Unit
			-70		-80		-100		-120		
			$V_{CC} = 5\text{V} \pm 5\%$		$V_{CC} = 5\text{V} \pm 10\%$		$V_{CC} = 5\text{V} \pm 10\%$		$V_{CC} = 5\text{V} \pm 10\%$		
			SRAM Interface		EPROM Interface		EPROM Interface		EPROM Interface		
Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
$t_{AVAV}$	$t_{RC}$	Address Valid to Next Address Valid	70		80		100		120		ns
$t_{AVQV}$	$t_{ACC}$	Address Valid to Output Valid		70		80		100		120	ns
$t_{PHQV}$	$t_{PWH}$	Power Down High to Output Valid		300		300		300		300	ns
$t_{ELQX}^{(2)}$	$t_{LZ}$	Chip Enable Low to Output Transition	0		0		0		0		ns
$t_{ELQV}^{(3)}$	$t_{CE}$	Chip Enable Low to Output Valid		70		80		100		120	ns
$t_{GLQX}^{(2)}$	$t_{OLZ}$	Output Enable Low to Output Transition	0		0		0		0		ns
$t_{GLQV}^{(3)}$	$t_{OE}$	Output Enable Low to Output Valid		35		40		45		50	ns
$t_{EHQX}^{(2)}$	$t_{OH}$	Chip Enable High to Output Transition	0		0		0		0		ns
$t_{EHQZ}^{(2)}$	$t_{HZ}$	Chip Enable High to Output Hi-Z		25		30		35		35	ns
$t_{GHQX}^{(2)}$	$t_{OH}$	Output Enable High to Output Transition	0		0		0		0		ns
$t_{GHQZ}^{(2)}$	$t_{DF}$	Output Enable High to Output Hi-Z		25		30		35		35	ns
$t_{AXQX}^{(2)}$	$t_{OH}$	Address Transition to Output Transition	0		0		0		0		ns

- Notes:** 1. See Figure 3 and Table 8 for timing measurements.  
 2. Sampled only, not 100% tested.  
 3.  $\bar{G}$  may be delayed by up to  $t_{ELQV} - t_{GLQV}$  after the falling edge of  $\bar{E}$  without increasing  $t_{ELQV}$ .

**Table 14. Read AC Characteristics <sup>(1)</sup>**  
 (T<sub>A</sub> = -40 to 125°C; V<sub>PP</sub> = 12V ± 5%)


Symbol	Alt	Parameter	M28F410 / 20								Unit
			-80		-90		-100		-120		
			V <sub>CC</sub> = 5V ± 5%		V <sub>CC</sub> = 5V ± 10%		V <sub>CC</sub> = 5V ± 10%		V <sub>CC</sub> = 5V ± 10%		
			SRAM Interface		EPROM Interface		EPROM Interface		EPROM Interface		
Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
t <sub>AVAV</sub>	t <sub>RC</sub>	Address Valid to Next Address Valid	80		90		100		120		ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid		80		90		100		120	ns
t <sub>PHQV</sub>	t <sub>PWH</sub>	Power Down High to Output Valid		300		300		300		300	ns
t <sub>ELQX</sub> <sup>(2)</sup>	t <sub>LZ</sub>	Chip Enable Low to Output Transition	0		0		0		0		ns
t <sub>ELQV</sub> <sup>(3)</sup>	t <sub>CE</sub>	Chip Enable Low to Output Valid		80		90		100		120	ns
t <sub>GLQX</sub> <sup>(2)</sup>	t <sub>OLZ</sub>	Output Enable Low to Output Transition	0		0		0		0		ns
t <sub>GLQV</sub> <sup>(3)</sup>	t <sub>OE</sub>	Output Enable Low to Output Valid		40		45		50		55	ns
t <sub>EHQX</sub> <sup>(2)</sup>	t <sub>OH</sub>	Chip Enable High to Output Transition	0		0		0		0		ns
t <sub>EHQZ</sub> <sup>(2)</sup>	t <sub>HZ</sub>	Chip Enable High to Output Hi-Z		30		35		40		45	ns
t <sub>GHQX</sub> <sup>(2)</sup>	t <sub>OH</sub>	Output Enable High to Output Transition	0		0		0		0		ns
t <sub>GHQZ</sub> <sup>(2)</sup>	t <sub>DF</sub>	Output Enable High to Output Hi-Z		30		35		40		45	ns
t <sub>AXQX</sub> <sup>(2)</sup>	t <sub>OH</sub>	Address Transition to Output Transition	0		0		0		0		ns

**Notes:** 1. See Figure 3 and Table 8 for timing measurements.

2. Sampled only, not 100% tested.

3.  $\bar{G}$  may be delayed by up to t<sub>ELQV</sub> - t<sub>GLQV</sub> after the falling edge of  $\bar{E}$  without increasing t<sub>ELQV</sub>.

Figure 5. Read Mode AC Waveforms



Note: Write Enable ( $\bar{W}$ ) = High

**Table 15.  $\overline{\text{BYTE}}$  AC Characteristics <sup>(1)</sup>**  
 ( $T_A = 0$  to  $70^\circ\text{C}$  or  $-40$  to  $85^\circ\text{C}$ ;  $V_{PP} = 12\text{V} \pm 5\%$ )

Symbol	Parameter	M28F410 / 20								Unit
		-70		-80		-100		-120		
		$V_{CC} = 5\text{V} \pm 5\%$		$V_{CC} = 5\text{V} \pm 10\%$		$V_{CC} = 5\text{V} \pm 10\%$		$V_{CC} = 5\text{V} \pm 10\%$		
		SRAM Interface		EPROM Interface		EPROM Interface		EPROM Interface		
		Min	Max	Min	Max	Min	Max	Min	Max	
$t_{ELBL}$	Chip Enable Low to $\overline{\text{BYTE}}$ Low		5		5		5		5	ns
$t_{ELBH}$	Chip Enable Low to $\overline{\text{BYTE}}$ High		5		5		5		5	ns
$t_{BLQV}^{(2)}$	$\overline{\text{BYTE}}$ Low to Output Valid		70		80		100		120	ns
$t_{BHQV}$	$\overline{\text{BYTE}}$ High to Output Valid		70		80		100		120	ns
$t_{BLQZ}$	$\overline{\text{BYTE}}$ Low to Output Hi-Z		25		30		35		35	ns


**Notes:** 1. Sampled only, not 100% tested.  
 2. It is equal to  $t_{AVQV}$  when measured from DQ15A-1 valid.

**Table 16.  $\overline{\text{BYTE}}$  AC Characteristics <sup>(1)</sup>**  
 ( $T_A = -40$  to  $125^\circ\text{C}$ ;  $V_{PP} = 12\text{V} \pm 5\%$ )

Symbol	Parameter	M28F410 / 20								Unit
		-80		-90		-100		-120		
		$V_{CC} = 5\text{V} \pm 5\%$		$V_{CC} = 5\text{V} \pm 10\%$		$V_{CC} = 5\text{V} \pm 10\%$		$V_{CC} = 5\text{V} \pm 10\%$		
		SRAM Interface		EPROM Interface		EPROM Interface		EPROM Interface		
		Min	Max	Min	Max	Min	Max	Min	Max	
$t_{ELBL}$	Chip Enable Low to $\overline{\text{BYTE}}$ Low		5		5		5		5	ns
$t_{ELBH}$	Chip Enable Low to $\overline{\text{BYTE}}$ High		5		5		5		5	ns
$t_{BLQV}^{(2)}$	$\overline{\text{BYTE}}$ Low to Output Valid		80		90		100		120	ns
$t_{BHQV}$	$\overline{\text{BYTE}}$ High to Output Valid		80		90		100		120	ns
$t_{BLQZ}$	$\overline{\text{BYTE}}$ Low to Output Hi-Z		30		35		40		45	ns

**Notes:** 1. Sampled only, not 100% tested.  
 2. It is equal to  $t_{AVQV}$  when measured from DQ15A-1 valid.


Figure 6.  $\overline{\text{BYTE}}$  Mode AC Waveforms,  $\overline{\text{BYTE}}$  Low to High



AI01282

Note:  $\overline{\text{G}}$  Low,  $\overline{\text{W}}$  = High, other timings as Read Mode AC waveforms.

Figure 7.  $\overline{\text{BYTE}}$  Mode AC Waveforms,  $\overline{\text{BYTE}}$  High to Low



AI01283B

Note:  $\overline{\text{G}}$  Low,  $\overline{\text{W}}$  = High, other timings as Read Mode AC waveforms.

**Table 17A. Write AC Characteristics, Write Enable Controlled <sup>(1)</sup>**  
 (T<sub>A</sub> = 0 to 70°C or -40 to 85°C; V<sub>PP</sub> = 12V ± 5%)

Symbol	Alt	Parameter	M28F410 / 20				Unit
			-70		-80		
			V <sub>CC</sub> = 5V ± 5%		V <sub>CC</sub> = 5V ± 10%		
			SRAM Interface		EPROM Interface		
Min	Max	Min	Max				
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	70		80		ns
t <sub>PHWL</sub>	t <sub>PS</sub>	Power Down High to Write Enable Low	210		210		ns
t <sub>ELWL</sub>	t <sub>CS</sub>	Chip Enable Low to Write Enable Low	0		0		ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Enable Low to Write Enable High	50		50		ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Valid to Write Enable High	50		50		ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Write Enable High to Data Transition	0		0		ns
t <sub>WHEH</sub>	t <sub>CH</sub>	Write Enable High to Chip Enable High	10		10		ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	Write Enable High to Write Enable Low	20		30		ns
t <sub>AVWH</sub>	t <sub>AS</sub>	Address Valid to Write Enable High	50		50		ns
t <sub>PHHWH</sub> <sup>(5)</sup>	t <sub>PHS</sub>	Power Down V <sub>HH</sub> (Boot Block Unlock) to Write Enable High	100		100		ns
t <sub>VPHWH</sub> <sup>(5)</sup>	t <sub>VPS</sub>	V <sub>PP</sub> High to Write Enable High	100		100		ns
t <sub>WHAX</sub>	t <sub>AH</sub>	Write Enable High to Address Transition	10		10		ns
t <sub>WHQV1</sub> <sup>(2, 3)</sup>		Write Enable High to Output Valid (Word/Byte Program)	6		6		μs
t <sub>WHQV2</sub> <sup>(2, 3)</sup>		Write Enable High to Output Valid (Boot Block Erase)	0.3		0.3		sec
t <sub>WHQV3</sub> <sup>(2)</sup>		Write Enable High to Output Valid (Parameter Block Erase)	0.3		0.3		sec
t <sub>WHQV4</sub> <sup>(2)</sup>		Write Enable High to Output Valid (Main Block Erase)	0.6		0.6		sec
t <sub>QVPH</sub> <sup>(5)</sup>	t <sub>PHH</sub>	Output Valid to Reset/Power Down High	0		0		ns
t <sub>QVPL</sub> <sup>(5)</sup>		Output Valid to V <sub>PP</sub> Low	0		0		ns
t <sub>PHBR</sub> <sup>(4, 5)</sup>		Reset/Power Down High to Boot Block Relock		100		100	ns

- Notes:** 1. See Figure 3 and Table 8 for timing measurements.  
 2. Time is measured to Status Register Read giving bit b7 = '1'.  
 3. For Program or Erase of the Boot Block RP must be at V<sub>HH</sub>.  
 4. Time required for Relocking the Boot Block.  
 5. Sampled only, not 100% tested.

**Table 17B. Write AC Characteristics, Write Enable Controlled <sup>(1)</sup>**  
 (T<sub>A</sub> = 0 to 70°C or -40 to 85°C; V<sub>PP</sub> = 12V ± 5%)

Symbol	Alt	Parameter	M28F410 / 420				Unit
			-100		-120		
			V <sub>CC</sub> = 5V ± 10%		V <sub>CC</sub> = 5V ± 10%		
			EPROM Interface		EPROM Interface		
			Min	Max	Min	Max	
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	100		120		ns
t <sub>PHWL</sub>	t <sub>PS</sub>	Power Down High to Write Enable Low	210		210		ns
t <sub>ELWL</sub>	t <sub>CS</sub>	Chip Enable Low to Write Enable Low	0		0		ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Enable Low to Write Enable High	60		70		ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Valid to Write Enable High	60		60		ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Write Enable High to Data Transition	0		0		ns
t <sub>WHEH</sub>	t <sub>CH</sub>	Write Enable High to Chip Enable High	10		10		ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	Write Enable High to Write Enable Low	40		50		ns
t <sub>AVWH</sub>	t <sub>AS</sub>	Address Valid to Write Enable High	60		60		ns
t <sub>PHHWH</sub> <sup>(5)</sup>	t <sub>PHS</sub>	Power Down V <sub>HH</sub> (Boot Block Unlock) to Write Enable High	100		100		ns
t <sub>VPHWH</sub> <sup>(5)</sup>	t <sub>VPS</sub>	V <sub>PP</sub> High to Write Enable High	100		100		ns
t <sub>WHAX</sub>	t <sub>AH</sub>	Write Enable High to Address Transition	10		10		ns
t <sub>WHQV1</sub> <sup>(2, 3)</sup>		Write Enable High to Output Valid (Word/Byte Program)	7		7		μs
t <sub>WHQV2</sub> <sup>(2, 3)</sup>		Write Enable High to Output Valid (Boot Block Erase)	0.4		0.4		sec
t <sub>WHQV3</sub> <sup>(2)</sup>		Write Enable High to Output Valid (Parameter Block Erase)	0.4		0.4		sec
t <sub>WHQV4</sub> <sup>(2)</sup>		Write Enable High to Output Valid (Main Block Erase)	0.7		0.7		sec
t <sub>QVPH</sub> <sup>(5)</sup>	t <sub>PHH</sub>	Output Valid to Reset/Power Down High	0		0		ns
t <sub>QVVPL</sub> <sup>(5)</sup>		Output Valid to V <sub>PP</sub> Low	0		0		ns
t <sub>PHBR</sub> <sup>(4, 5)</sup>		Reset/Power Down High to Boot Block Relock		100		100	ns

- Notes:**
1. See Figure 3 and Table 8 for timing measurements.
  2. Time is measured to Status Register Read giving bit b7 = '1'.
  3. For Program or Erase of the Boot Block RP must be at V<sub>HH</sub>.
  4. Time required for Relocking the Boot Block.
  5. Sampled only, not 100% tested.



**Table 18A. Write AC Characteristics, Write Enable Controlled <sup>(1)</sup>**  
 ( $T_A = -40$  to  $125^\circ\text{C}$ ;  $V_{PP} = 12\text{V} \pm 5\%$ )

Symbol	Alt	Parameter	M28F410 / 20				Unit
			-80		-90		
			$V_{CC} = 5\text{V} \pm 5\%$		$V_{CC} = 5\text{V} \pm 10\%$		
			SRAM Interface		EPROM Interface		
Min	Max	Min	Max				
$t_{AVAV}$	$t_{WC}$	Write Cycle Time	80		90		ns
$t_{PHWL}$	$t_{PS}$	Power Down High to Write Enable Low	210		210		ns
$t_{ELWL}$	$t_{CS}$	Chip Enable Low to Write Enable Low	0		0		ns
$t_{WLWH}$	$t_{WP}$	Write Enable Low to Write Enable High	50		60		ns
$t_{DVWH}$	$t_{DS}$	Data Valid to Write Enable High	50		60		ns
$t_{WHDX}$	$t_{DH}$	Write Enable High to Data Transition	0		0		ns
$t_{WHEH}$	$t_{CH}$	Write Enable High to Chip Enable High	10		10		ns
$t_{WHWL}$	$t_{WPH}$	Write Enable High to Write Enable Low	30		40		ns
$t_{AVWH}$	$t_{AS}$	Address Valid to Write Enable High	50		60		ns
$t_{PHHWH}^{(5)}$	$t_{PHS}$	Power Down VHH (Boot Block Unlock) to Write Enable High	100		100		ns
$t_{VPHWH}^{(5)}$	$t_{VPS}$	$V_{PP}$ High to Write Enable High	100		100		ns
$t_{WHAX}$	$t_{AH}$	Write Enable High to Address Transition	10		10		ns
$t_{WHQV1}^{(2,3)}$		Write Enable High to Output Valid (Word/Byte Program)	6		7		$\mu\text{s}$
$t_{WHQV2}^{(2,3)}$		Write Enable High to Output Valid (Boot Block Erase)	0.3		0.4		sec
$t_{WHQV3}^{(2)}$		Write Enable High to Output Valid (Parameter Block Erase)	0.3		0.4		sec
$t_{WHQV4}^{(2)}$		Write Enable High to Output Valid (Main Block Erase)	0.6		0.7		sec
$t_{QVPH}^{(5)}$	$t_{PHH}$	Output Valid to Reset/Power Down High	0		0		ns
$t_{QVPL}^{(5)}$		Output Valid to $V_{PP}$ Low	0		0		ns
$t_{PHBR}^{(4,5)}$		Reset/Power Down High to Boot Block Relock		100		100	ns

- Notes:** 1. See Figure 3 and Table 8 for timing measurements.  
 2. Time is measured to Status Register Read giving bit b7 = '1'.  
 3. For Program or Erase of the Boot Block RP must be at  $V_{HH}$ .  
 4. Time required for Relocking the Boot Block.  
 5. Sampled only, not 100% tested.

**Table 18B. Write AC Characteristics, Write Enable Controlled <sup>(1)</sup>**  
 (T<sub>A</sub> = -40 to 125°C; V<sub>PP</sub> = 12V ± 5%)

Symbol	Alt	Parameter	M28F410 / 420				Unit
			-100		-120		
			V <sub>CC</sub> = 5V ± 10%		V <sub>CC</sub> = 5V ± 10%		
			EPROM Interface		EPROM Interface		
			Min	Max	Min	Max	
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	100		120		ns
t <sub>PHWL</sub>	t <sub>PS</sub>	Power Down High to Write Enable Low	210		210		ns
t <sub>ELWL</sub>	t <sub>CS</sub>	Chip Enable Low to Write Enable Low	0		0		ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Enable Low to Write Enable High	60		70		ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Valid to Write Enable High	60		60		ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Write Enable High to Data Transition	0		0		ns
t <sub>WHEH</sub>	t <sub>CH</sub>	Write Enable High to Chip Enable High	10		10		ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	Write Enable High to Write Enable Low	40		50		ns
t <sub>AVWH</sub>	t <sub>AS</sub>	Address Valid to Write Enable High	60		60		ns
t <sub>PHHWH</sub> <sup>(5)</sup>	t <sub>PHS</sub>	Power Down V <sub>HH</sub> (Boot Block Unlock) to Write Enable High	100		100		ns
t <sub>VPHWH</sub> <sup>(5)</sup>	t <sub>VPS</sub>	V <sub>PP</sub> High to Write Enable High	100		100		ns
t <sub>WHAX</sub>	t <sub>AH</sub>	Write Enable High to Address Transition	10		10		ns
t <sub>WHQV1</sub> <sup>(2, 3)</sup>		Write Enable High to Output Valid (Word/Byte Program)	7		7		μs
t <sub>WHQV2</sub> <sup>(2, 3)</sup>		Write Enable High to Output Valid (Boot Block Erase)	0.4		0.4		sec
t <sub>WHQV3</sub> <sup>(2)</sup>		Write Enable High to Output Valid (Parameter Block Erase)	0.4		0.4		sec
t <sub>WHQV4</sub> <sup>(2)</sup>		Write Enable High to Output Valid (Main Block Erase)	0.7		0.7		sec
t <sub>QVPH</sub> <sup>(5)</sup>	t <sub>PHH</sub>	Output Valid to Reset/Power Down High	0		0		ns
t <sub>QVVPL</sub> <sup>(5)</sup>		Output Valid to V <sub>PP</sub> Low	0		0		ns
t <sub>PHBR</sub> <sup>(4, 5)</sup>		Reset/Power Down High to Boot Block Relock		100		100	ns

- Notes:**
1. See Figure 3 and Table 8 for timing measurements.
  2. Time is measured to Status Register Read giving bit b7 = '1'.
  3. For Program or Erase of the Boot Block RP must be at V<sub>HH</sub>.
  4. Time required for Relocking the Boot Block.
  5. Sampled only, not 100% tested.



## M28F410, M28F420

**Table 19A. Write AC Characteristics, Chip Enable Controlled <sup>(1)</sup>**  
 (T<sub>A</sub> = 0 to 70°C or -40 to 85°C; V<sub>PP</sub> = 12V ± 5%)

Symbol	Alt	Parameter	M28F410 / 20				Unit
			-70		-80		
			V <sub>CC</sub> = 5V ± 5%		V <sub>CC</sub> = 5V ± 10%		
			SRAM Interface		EPROM Interface		
			Min	Max	Min	Max	
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	70		80		ns
t <sub>PHL</sub>	t <sub>PS</sub>	Power Down High to Chip Enable Low	210		210		ns
t <sub>WLEL</sub>	t <sub>CS</sub>	Write Enable Low to Chip Enable Low	0		0		ns
t <sub>ELEH</sub>	t <sub>WP</sub>	Chip Enable Low to Chip Enable High	50		50		ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Valid to Chip Enable High	50		50		ns
t <sub>EHD</sub>	t <sub>DH</sub>	Chip Enable High to Data Transition	0		0		ns
t <sub>EHW</sub>	t <sub>CH</sub>	Chip Enable High to Write Enable High	10		10		ns
t <sub>EHEL</sub>	t <sub>WPH</sub>	Chip Enable High to Chip Enable Low	20		30		ns
t <sub>AVEH</sub>	t <sub>AS</sub>	Address Valid to Chip Enable High	50		50		ns
t <sub>PHHEH</sub> <sup>(5)</sup>	t <sub>PHS</sub>	Power Down V <sub>HH</sub> (Boot Block Unlock) to Chip Enable High	100		100		ns
t <sub>VPHHEH</sub> <sup>(5)</sup>	t <sub>VPS</sub>	V <sub>PP</sub> High to Chip Enable High	100		100		ns
t <sub>EHA</sub>	t <sub>AH</sub>	Chip Enable High to Address Transition	10		10		ns
t <sub>EHQV1</sub> <sup>(2, 3)</sup>		Chip Enable High to Output Valid (Word/Byte Program)	6		6		μs
t <sub>EHQV2</sub> <sup>(2, 3)</sup>		Chip Enable High to Output Valid (Boot Block Erase)	0.3		0.3		sec
t <sub>EHQV3</sub> <sup>(2)</sup>		Chip Enable High to Output Valid (Parameter Block Erase)	0.3		0.3		sec
t <sub>EHQV4</sub> <sup>(2)</sup>		Chip Enable High to Output Valid (Main Block Erase)	0.6		0.6		sec
t <sub>QVPH</sub> <sup>(5)</sup>	t <sub>PHH</sub>	Output Valid to Reset/Power Down High	0		0		ns
t <sub>QVVPL</sub> <sup>(5)</sup>		Output Valid to V <sub>PP</sub> Low	0		0		ns
t <sub>PHBR</sub> <sup>(4, 5)</sup>		Reset/Power Down High to Boot Block Relock		100		100	ns

- Notes:**
1. See Figure 3 and Table 8 for timing measurements.
  2. Time is measured to Status Register Read giving bit b7 = '1'.
  3. For Program or Erase of the Boot Block RP must be at V<sub>HH</sub>.
  4. Time required for Relocking the Boot Block.
  5. Sampled only, not 100% tested.

**Table 19B. Write AC Characteristics, Chip Enable Controlled <sup>(1)</sup>**  
 (T<sub>A</sub> = 0 to 70°C or -40 to 85°C; V<sub>PP</sub> = 12V ± 5%)

Symbol	Alt	Parameter	M28F410 / 420				Unit
			-100		-120		
			V <sub>CC</sub> = 5V ± 10%		V <sub>CC</sub> = 5V ± 10%		
			EPROM Interface		EPROM Interface		
			Min	Max	Min	Max	
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	100		120		ns
t <sub>PHL</sub>	t <sub>PS</sub>	Power Down High to Chip Enable Low	210		210		ns
t <sub>WLEL</sub>	t <sub>CS</sub>	Write Enable Low to Chip Enable Low	0		0		ns
t <sub>ELEH</sub>	t <sub>WP</sub>	Chip Enable Low to Chip Enable High	60		70		ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Valid to Chip Enable High	60		60		ns
t <sub>EHD</sub>	t <sub>DH</sub>	Chip Enable High to Data Transition	0		0		ns
t <sub>EHW</sub>	t <sub>CH</sub>	Chip Enable High to Write Enable High	10		10		ns
t <sub>EHEL</sub>	t <sub>WPH</sub>	Chip Enable High to Chip Enable Low	40		50		ns
t <sub>AVEH</sub>	t <sub>AS</sub>	Address Valid to Chip Enable High	60		60		ns
t <sub>PHHEH</sub> <sup>(5)</sup>	t <sub>PHS</sub>	Power Down V <sub>HH</sub> (Boot Block Unlock) to Chip Enable High	100		100		ns
t <sub>VPHEH</sub> <sup>(5)</sup>	t <sub>VPS</sub>	V <sub>PP</sub> High to Chip Enable High	100		100		ns
t <sub>EHA</sub>	t <sub>AH</sub>	Chip Enable High to Address Transition	10		10		ns
t <sub>EHQV1</sub> <sup>(2,3)</sup>		Chip Enable High to Output Valid (Word/Byte Program)	7		7		μs
t <sub>EHQV2</sub> <sup>(2,3)</sup>		Chip Enable High to Output Valid (Boot Block Erase)	0.4		0.4		sec
t <sub>EHQV3</sub> <sup>(2)</sup>		Chip Enable High to Output Valid (Parameter Block Erase)	0.4		0.4		sec
t <sub>EHQV4</sub> <sup>(2)</sup>		Chip Enable High to Output Valid (Main Block Erase)	0.7		0.7		sec
t <sub>QVPH</sub> <sup>(5)</sup>	t <sub>PHH</sub>	Output Valid to Reset/Power Down High	0		0		ns
t <sub>QVPL</sub> <sup>(5)</sup>		Output Valid to V <sub>PP</sub> Low	0		0		ns
t <sub>PHBR</sub> <sup>(4,5)</sup>		Reset/Power Down High to Boot Block Relock		100		100	ns

- Notes:**
1. See Figure 3 and Table 8 for timing measurements.
  2. Time is measured to Status Register Read giving bit b7 = '1'.
  3. For Program or Erase of the Boot Block RP must be at V<sub>HH</sub>.
  4. Time required for Relocking the Boot Block.
  5. Sampled only, not 100% tested.

## M28F410, M28F420

**Table 20A. Write AC Characteristics, Chip Enable Controlled <sup>(1)</sup>**  
 (T<sub>A</sub> = -40 to 125°C; V<sub>PP</sub> = 12V ± 5%)

Symbol	Alt	Parameter	M28F410 / 20				Unit
			-80		-90		
			V <sub>CC</sub> = 5V ± 5%		V <sub>CC</sub> = 5V ± 10%		
			SRAM Interface		EPROM Interface		
			Min	Max	Min	Max	
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	80		90		ns
t <sub>PHL</sub>	t <sub>PS</sub>	Power Down High to Chip Enable Low	210		210		ns
t <sub>WLEL</sub>	t <sub>CS</sub>	Write Enable Low to Chip Enable Low	0		0		ns
t <sub>ELEH</sub>	t <sub>WP</sub>	Chip Enable Low to Chip Enable High	50		60		ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Valid to Chip Enable High	50		60		ns
t <sub>EHD</sub>	t <sub>DH</sub>	Chip Enable High to Data Transition	0		0		ns
t <sub>EHW</sub>	t <sub>CH</sub>	Chip Enable High to Write Enable High	10		10		ns
t <sub>EHEL</sub>	t <sub>WPH</sub>	Chip Enable High to Chip Enable Low	30		40		ns
t <sub>AVEH</sub>	t <sub>AS</sub>	Address Valid to Chip Enable High	50		60		ns
t <sub>PHHEH</sub> <sup>(5)</sup>	t <sub>PHS</sub>	Power Down V <sub>HH</sub> (Boot Block Unlock) to Chip Enable High	100		100		ns
t <sub>VPHHEH</sub> <sup>(5)</sup>	t <sub>VPS</sub>	V <sub>PP</sub> High to Chip Enable High	100		100		ns
t <sub>EHA</sub>	t <sub>AH</sub>	Chip Enable High to Address Transition	10		10		ns
t <sub>EHQV1</sub> <sup>(2, 3)</sup>		Chip Enable High to Output Valid (Word/Byte Program)	6		7		μs
t <sub>EHQV2</sub> <sup>(2, 3)</sup>		Chip Enable High to Output Valid (Boot Block Erase)	0.3		0.4		sec
t <sub>EHQV3</sub> <sup>(2)</sup>		Chip Enable High to Output Valid (Parameter Block Erase)	0.3		0.4		sec
t <sub>EHQV4</sub> <sup>(2)</sup>		Chip Enable High to Output Valid (Main Block Erase)	0.6		0.7		sec
t <sub>QVPH</sub> <sup>(5)</sup>	t <sub>PHH</sub>	Output Valid to Reset/Power Down High	0		0		ns
t <sub>QVVPL</sub> <sup>(5)</sup>		Output Valid to V <sub>PP</sub> Low	0		0		ns
t <sub>PHBR</sub> <sup>(4, 5)</sup>		Reset/Power Down High to Boot Block Relock		100		100	ns

- Notes:**
1. See Figure 3 and Table 8 for timing measurements.
  2. Time is measured to Status Register Read giving bit b7 = '1'.
  3. For Program or Erase of the Boot Block RP must be at V<sub>HH</sub>.
  4. Time required for Relocking the Boot Block.
  5. Sampled only, not 100% tested.

**Table 20B. Write AC Characteristics, Chip Enable Controlled <sup>(1)</sup>**  
 (T<sub>A</sub> = -40 to 125°C; V<sub>PP</sub> = 12V ± 5%)

Symbol	Alt	Parameter	M28F410 / 420				Unit
			-100		-120		
			V <sub>CC</sub> = 5V ± 10%		V <sub>CC</sub> = 5V ± 10%		
			EPROM Interface		EPROM Interface		
Min	Max	Min	Max	Min	Max		
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	100		120		ns
t <sub>PHL</sub>	t <sub>PS</sub>	Power Down High to Chip Enable Low	210		210		ns
t <sub>WLEL</sub>	t <sub>CS</sub>	Write Enable Low to Chip Enable Low	0		0		ns
t <sub>ELEH</sub>	t <sub>WP</sub>	Chip Enable Low to Chip Enable High	60		70		ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Valid to Chip Enable High	60		60		ns
t <sub>EHD</sub>	t <sub>DH</sub>	Chip Enable High to Data Transition	0		0		ns
t <sub>EHW</sub>	t <sub>CH</sub>	Chip Enable High to Write Enable High	10		10		ns
t <sub>EHEL</sub>	t <sub>WPH</sub>	Chip Enable High to Chip Enable Low	40		50		ns
t <sub>AVEH</sub>	t <sub>AS</sub>	Address Valid to Chip Enable High	60		60		ns
t <sub>PHHEH</sub> <sup>(5)</sup>	t <sub>PHS</sub>	Power Down V <sub>HH</sub> (Boot Block Unlock) to Chip Enable High	100		100		ns
t <sub>VPHHEH</sub> <sup>(5)</sup>	t <sub>VPS</sub>	V <sub>PP</sub> High to Chip Enable High	100		100		ns
t <sub>EHA</sub>	t <sub>AH</sub>	Chip Enable High to Address Transition	10		10		ns
t <sub>EHQV1</sub> <sup>(2,3)</sup>		Chip Enable High to Output Valid (Word/Byte Program)	7		7		μs
t <sub>EHQV2</sub> <sup>(2,3)</sup>		Chip Enable High to Output Valid (Boot Block Erase)	0.4		0.4		sec
t <sub>EHQV3</sub> <sup>(2)</sup>		Chip Enable High to Output Valid (Parameter Block Erase)	0.4		0.4		sec
t <sub>EHQV4</sub> <sup>(2)</sup>		Chip Enable High to Output Valid (Main Block Erase)	0.7		0.7		sec
t <sub>QVPH</sub> <sup>(5)</sup>	t <sub>PHH</sub>	Output Valid to Reset/Power Down High	0		0		ns
t <sub>QVVPL</sub> <sup>(5)</sup>		Output Valid to V <sub>PP</sub> Low	0		0		ns
t <sub>PHBR</sub> <sup>(4,5)</sup>		Reset/Power Down High to Boot Block Relock		100		100	ns

- Notes:**
1. See Figure 3 and Table 8 for timing measurements.
  2. Time is measured to Status Register Read giving bit b7 = '1'.
  3. For Program or Erase of the Boot Block RP must be at V<sub>HH</sub>.
  4. Time required for Relocking the Boot Block.
  5. Sampled only, not 100% tested.





**Table 21. Word/Byte Program, Erase Times**  
( $T_A = 0$  to  $70^\circ\text{C}$ ;  $V_{CC} = 5\text{V} \pm 10\%$  or  $5\text{V} \pm 5\%$ )

Parameter	Test Conditions	M28F410 / 420			Unit
		Min	Typ	Max	
Main Block Program (Byte)	$V_{PP} = 12\text{V} \pm 5\%$		1.2	4.2	sec
Main Block Program (Word)	$V_{PP} = 12\text{V} \pm 5\%$		0.6	2.1	sec
Boot or Parameter Block Erase	$V_{PP} = 12\text{V} \pm 5\%$		1	7	sec
Main Block Erase	$V_{PP} = 12\text{V} \pm 5\%$		2.4	14	sec

**Table 22. Word/Byte Program, Erase Times**  
( $T_A = -40$  to  $85^\circ\text{C}$  or  $-40$  to  $125^\circ\text{C}$ ;  $V_{CC} = 5\text{V} \pm 10\%$  or  $5\text{V} \pm 5\%$ )

Parameter	Test Conditions	M28F410 / 420			Unit
		Min	Typ	Max	
Main Block Program (Byte)	$V_{PP} = 12\text{V} \pm 5\%$		1.4	5	sec
Main Block Program (Word)	$V_{PP} = 12\text{V} \pm 5\%$		0.7	2.5	sec
Boot or Parameter Block Erase	$V_{PP} = 12\text{V} \pm 5\%$		1.5	10.5	sec
Main Block Erase	$V_{PP} = 12\text{V} \pm 5\%$		3	18	sec

## DEVICE OPERATION (cont'd)

**$\bar{E}$  Chip Enable.** The Chip Enable activates the memory control logic, input buffers, decoders and sense amplifiers.  $\bar{E}$  High de-selects the memory and reduces the power consumption to the standby level.  $\bar{E}$  can also be used to control writing to the command register and to the memory array, while  $\bar{W}$  remains at a low level. Both addresses and data inputs are then latched on the rising edge of  $\bar{E}$ .

**$\bar{RP}$  Reset/Power Down.** This is a tri-level input which locks the Boot Block from programming and erasure, and allows the memory to be put in deep power down.

When  $\bar{RP}$  is High (up to 6.5V maximum) the Boot Block is locked and cannot be programmed or erased. When  $\bar{RP}$  is above 11.4V the Boot Block is unlocked for programming or erasure. With  $\bar{RP}$  Low the memory is in deep power down, and if  $\bar{RP}$  is within  $V_{SS}+0.2\text{V}$  the lowest supply current is absorbed.

**$\bar{G}$  Output Enable.** The Output Enable gates the outputs through the data buffers during a read operation.

**$\bar{W}$  Write Enable.** It controls writing to the Command Register and Input Address and Data latches. Both Addresses and Data Inputs are latched on the rising edge of  $\bar{W}$ .

**$\bar{BYTE}$  Byte/Word Organization Select.** This input selects either byte-wide or word-wide organization of the memory. When  $\bar{BYTE}$  is Low the memory is organized x8 or byte-wide and data input/output uses DQ0-DQ7 while A-1 acts as the additional, LSB, of the memory address that multiplexes the upper or lower byte. In the byte-wide organization DQ8-DQ14 are high impedance. When  $\bar{BYTE}$  is High the memory is organized x16 and data input/output uses DQ0-DQ15 with the memory addressed by A0-A17.


**$V_{PP}$  Program Supply Voltage.** This supply voltage is used for memory Programming and Erase.

$V_{PP} \pm 10\%$  tolerance option is provided for application requiring maximum 100 write and erase cycles.

**$V_{CC}$  Supply Voltage.** It is the main circuit supply.

**$V_{SS}$  Ground.** It is the reference for all voltage measurements.

Figure 10. Memory Map, Word-wide Addresses



**Memory Blocks**

The memory blocks of the M28F410 and M28F420 are shown in Figure 10. The difference between the two products is simply an inversion of the block map to position the Boot Block at the top or bottom of the memory. The selection of the Boot Block at the top or bottom of the memory depends on the microprocessor needs.

Each block of the memory can be erased separately, but only by one block at a time. The erase operation is managed by the P/E.C. but can be suspended in order to read from another block and then resumed.

Programming and erasure of the memory is disabled when the program supply is at  $V_{PPL}$ . For successful programming and erasure the program supply must be at  $V_{PPH}$ .

The Boot Block provides additional hardware security by use of the  $\overline{RP}$  signal which must be at  $V_{HH}$  before any program or erase operation will be executed by the P/E.C. on the Boot Block.

**Operations**

Operations are defined as specific bus cycles and signals which allow memory Read, Command Write, Output Disable, Standby, Power Down, and Electronic Signature Read. They are shown in Table 3.

**Read.** Read operations are used to output the contents of the Memory Array, the Status Register or the Electronic Signature. Both Chip Enable  $\overline{E}$  and Output Enable  $\overline{G}$  must be low in order to read the output of the memory. The Chip Enable input also provides power control and should be used for device selection. Output Enable should be used to gate data onto the output independent of the device selection. A read operation will output either a byte or a word depending on the  $\overline{BYTE}$  signal level. When  $\overline{BYTE}$  is Low the output byte is on DQ0-DQ7, DQ8-DQ14 are Hi-Z and A-1 is an additional address input. When  $\overline{BYTE}$  is High the output word is on DQ0-DQ15.

The data read depends on the previous command written to the memory (see instructions RD, RSR and RSIG).

**Write.** Write operations are used to give Instruction Commands to the memory or to latch input data to be programmed. A write operation is initiated when Chip Enable  $\bar{E}$  is Low and Write Enable  $\bar{W}$  is Low with Output Enable  $\bar{G}$  High. Commands, Input Data and Addresses are latched on the rising edge of  $\bar{W}$  or  $\bar{E}$ . As for the Read operation, when  $\overline{\text{BYTE}}$  is Low a byte is input, DQ8-DQ14 are 'don't care' and A-1 is an additional address. When  $\overline{\text{BYTE}}$  is High a word is input.

**Output Disable.** The data outputs are high impedance when the Output Enable  $\bar{G}$  is High with Write Enable  $\bar{W}$  High.

**Standby.** The memory is in standby when the Chip Enable  $\bar{E}$  is High. The power consumption is reduced to the standby level and the outputs are high impedance, independent of the Output Enable  $\bar{G}$  or Write Enable  $\bar{W}$  inputs.

**Power Down.** The memory is in Power Down when  $\overline{\text{RP}}$  is low. The power consumption is reduced to the Power Down level, and Outputs are in high impedance, independent of the Chip Enable  $\bar{E}$ , Output Enable  $\bar{G}$  or Write Enable  $\bar{W}$  inputs.

**Electronic Signature.** Two codes identifying the manufacturer and the device can be read from the memories, the manufacturer code for SGS-THOMSON is 20h, and the device codes are 0F2h for the M28F410 (Top Boot Block) and 0FAh for the M28F420 (Bottom Boot Block). These codes allow programming equipment or applications to automatically match their interface to the characteristics of the particular manufacturer's product.

The Electronic Signature is output by a Read Array operation when the voltage applied to A9 is at  $V_{ID}$ , the manufacturer code is output when the Address input A0 is Low and the device code when this input is High. Other Address inputs are ignored. The codes are output on DQ0-DQ7. When the  $\overline{\text{BYTE}}$  signal is High the outputs DQ8-DQ15 output 00h, when Low these outputs are high impedance and Address input A-1 is ignored.

The Electronic Signature can also be read, without raising A9 to  $V_{ID}$ , after giving the memory the instruction RSIG (see below).

### Instructions and Commands

The memories include a Command Interface (C.I.) which latches commands written to the memory.

Instructions are made up from one or more commands to perform memory Read, Read Status Register, Read Electronic Signature, Erase, Program, Clear Status Register, Erase Suspend and Erase Resume. These instructions require from 1 to 3 operations, the first of which is always a write operation and is followed by either a further write operation to confirm the first command or a read operation(s) to output data.

A Status Register indicates the P/E.C. status Ready or Busy, the suspend/in-progress status of erase operations, the failure/success of erase and program operations and the low/correct value of the Program Supply voltage  $V_{PP}$ .

The P/E.C. automatically sets bits b3 to b7 and clears bit b6 & b7. It cannot clear bits b3 to b5. The register can be read by the Read Status Register (RSR) instruction and cleared by the Clear Status Register (CLRS) instruction. The meaning of the bits b3 to b7 is shown in Table 7. Bits b0 to b2 are reserved for future use (and should be masked out during status checks).

**Read (RD) instruction.** The Read instruction consists of one write operation giving the command 0FFh. Subsequent read operations will read the addressed memory array content and output a byte or word depending on the level of the  $\overline{\text{BYTE}}$  input.

**Read Status Register (RSR) instruction.** The Read Status Register instruction may be given at any time, including while the Program/Erase Controller is active. It consists of one write operation giving the command 70h. Subsequent Read operations output the contents of the Status Register. The contents of the status register are latched on the falling edge of  $\bar{E}$  or  $\bar{G}$  signals, and can be read until  $\bar{E}$  or  $\bar{G}$  returns to its initial high level. Either  $\bar{E}$  or  $\bar{G}$  must be toggled to  $V_{IH}$  to update the latch. Additionally, any read attempt during program or erase operation will automatically output the contents of the Status Register.

**Read Electronic Signature (RSIG) instruction.** This instruction uses 3 operations. It consists of one write operation giving the command 90h followed by two read operations to output the manufacturer and device codes. The manufacturer code, 20h, is output when the address line A0 is Low, and the device code, 0F2h for the M28F410 or 0FAh for the M28F420, when A0 is High.

**Erase (EE) instruction.** This instruction uses two write operations. The first command written is the Erase Set-up command 20h. The second command is the Erase Confirm command 0D0h. During the input of the second command an address of the block to be erased is given and this is latched into the memory. If the second command given is not the Erase Confirm command then the status register bits b4 and b5 are set and the instruction aborts. Read operations output the status register after erasure has started.

During the execution of the erase by the P/E.C., the memory accepts only the RSR (Read Status Register) and ES (Erase Suspend) instructions. Status Register bit b7 returns '0' while the erasure is in progress and '1' when it has completed. After completion the Status Register bit b5 returns '1' if there has been an Erase Failure because erasure has not been verified even after the maximum number of erase cycles have been executed. Status Register bit b3 returns '1' if  $V_{PP}$  does not remain at  $V_{PPH}$  level when the erasure is attempted and/or proceeding.

$V_{PP}$  must be at  $V_{PPH}$  when erasing, erase should not be attempted when  $V_{PP} < V_{PPH}$  as the results will be uncertain. If  $V_{PP}$  falls below  $V_{PPH}$  or  $\overline{RP}$  goes Low the erase aborts and must be repeated, after having cleared the Status Register (CLRS).

The Boot Block can only be erased when  $\overline{RP}$  is also at  $V_{HH}$ .

**Program (PG) instruction.** This instruction uses two write operations. The first command written is the Program Set-up command 40h (or 10h). A second write operation latches the Address and the Data to be written and starts the P/E.C. Read operations output the status register after the programming has started.

Memory programming is only made by writing '0' in place of '1' in a byte or word.

During the execution of the programming by the P/E.C., the memory accepts only the RSR (Read Status Register) instruction. The Status Register bit b7 returns '0' while the programming is in progress and '1' when it has completed. After completion the Status register bit b4 returns '1' if there has been a Program Failure. Status Register bit b3 returns a '1' if  $V_{PP}$  does not remain at  $V_{PPH}$  when programming is attempted and/or during programming.

$V_{PP}$  must be at  $V_{PPH}$  when programming, programming should not be attempted when  $V_{PP} < V_{PPH}$  as the results will be uncertain. Programming aborts if  $V_{PP}$  drops below  $V_{PPH}$  or  $\overline{RP}$  goes Low. If aborted the data may be incorrect. Then after having cleared the Status Register (CLRS), the memory must be erased and re-programmed.

The Boot Block can only be programmed when  $\overline{RP}$  is at  $V_{HH}$ .

**Clear Status Register (CLRS) instruction.** The Clear Status Register uses a single write operation which clears bits b3, b4 and b5, if latched to '1' by the P/E.C., to '0'. Its use is necessary before any new operation when an error has been detected.

**Erase Suspend (ES) instruction.** The Erase operation may be suspended by this instruction which consists of writing the command 0B0h. The Status Register bit b6 indicates whether the erase has actually been suspended, b6 = '1', or whether the P/E.C. cycle was the last and the erase is completed, b6 = '0'.

During the suspension the memory will respond only to Read (RD), Read Status Register (RSR) or Erase Resume (ER) instructions. Read operations initially output the status register while erase is suspended but, following a Read instruction, data from other blocks of the memory can be read.  $V_{PP}$  must be maintained at  $V_{PPH}$  while erase is suspended. If  $V_{PP}$  does not remain at  $V_{PPH}$  or the  $\overline{RP}$  signal goes Low while erase is suspended then erase is aborted while bits b5 and b3 of the status register are set. Erase operation must be repeated after having cleared the status register, to be certain to erase the block.

**Erase Resume (ER) instruction.** If an Erase Suspend instruction was previously executed, the erase operation may be resumed by giving the command 0D0h. The status register bit b6 is cleared when erasure resumes. Read operations output the status register after the erase is resumed.

The suggested flow charts for programs that use the programming, erasure and erase suspend/resume features of the memories are shown in Figure 11 to Figure 13.

**Programming.** The memory can be programmed byte-by-byte (or word-by-word in x16 organization). The Program Supply voltage  $V_{PP}$  must be applied before program instructions are given, and if the programming is in the Boot Block,  $\overline{RP}$  must also be raised to  $V_{HH}$  to unlock the Boot Block. The Program Supply voltage may be applied continuously during programming.

The program sequence is started by writing a Program Set-up command (40h) to the Command Interface, this is followed by writing the address and data byte or word to the memory. The Program/Erase Controller automatically starts and performs the programming after the second write operation, providing that the  $V_{PP}$  voltage (and  $\overline{RP}$  voltage if programming the Boot Block) are correct. During the programming the memory status is checked by reading the status register bit b7 which

shows the status of the P/E.C. Bit b7 = '1' indicates that programming is completed.

A full status check can be made after each byte/word or after a sequence of data has been programmed. The status check is made on bit b3 for any possible  $V_{PP}$  error and on bit b4 for any possible programming error.

**Erase.** The memory can be erased by blocks. The Program Supply voltage  $V_{PP}$  must be applied before the Erase instruction is given, and if the Erase is of the Boot Block  $\overline{RP}$  must also be raised to  $V_{HH}$  to unlock the Boot Block. The Erase sequence is started by writing an Erase Set-up command (20h) to the Command Interface, this is followed by an address in the block to be erased and the Erase Confirm command (0D0h).

The Program/Erase Controller automatically starts and performs the block erase, providing the  $V_{PP}$  voltage (and the  $\overline{RP}$  voltage if the erase is of the Boot Block) is correct. During the erase the memory status is checked by reading the status register bit b7 which shows the status of the P/E.C. Bit b7 = '1' indicates that erase is completed.

A full status check can be made after the block erase by checking bit b3 for any possible  $V_{PP}$  error, bits b5 and b6 for any command sequence errors (erase suspended) and bit b5 alone for an erase error.

**Reset.** Note that after any program or erase instruction has completed with an error indication or after any  $V_{PP}$  transitions down to  $V_{PPL}$  the Command Interface must be reset by a Clear Status Register Instruction before data can be accessed.

#### Automatic Power Saving

The M28F410 and M28F420 memories place themselves in a lower power state when not being accessed. Following a Read operation, after a

delay equal to the memory access time, the Supply Current is reduced from a typical read current of 25mA (CMOS inputs, word-wide organization) to less than 2mA.

#### Power Down

The memories provide a power down control input  $\overline{RP}$ . When this signal is taken to below  $V_{SS} + 0.2V$  all internal circuits are switched off and the supply current drops to typically  $0.2\mu A$  and the program current to typically  $0.1\mu A$ . If  $\overline{RP}$  is taken low during a memory read operation then the memory is deselected and the outputs become high impedance. If  $\overline{RP}$  is taken low during a program or erase sequence then it is aborted and the memory content is no longer valid.

Recovery from deep power down requires 300ns to a memory read operation, or 210ns to a command write. On return from power down the status register is cleared to 00h.


#### Power Up

The Supply voltage  $V_{CC}$  and the Program Supply voltage  $V_{PP}$  can be applied in any order. The memory Command Interface is reset on power up to Read Memory Array, but a negative transition of Chip Enable  $\overline{E}$  or a change of the addresses is required to ensure valid data outputs. Care must be taken to avoid writes to the memory when  $V_{CC}$  is above  $V_{LKO}$  and  $V_{PP}$  powers up first. Writes can be inhibited by driving either  $\overline{E}$  or  $\overline{W}$  to  $V_{IH}$ . The memory is disabled until  $\overline{RP}$  is up to  $V_{IH}$ .

#### Supply Rails


Normal precautions must be taken for supply voltage decoupling, each device in a system should have the  $V_{CC}$  and  $V_{PP}$  rails decoupled with a  $0.1\mu F$  capacitor close to the  $V_{CC}$  and  $V_{SS}$  pins. The PCB trace widths should be sufficient to carry the  $V_{PP}$  program and erase currents required.

Figure 11. Program Flow-chart and Pseudo Code



**Notes:** 1. Status check of b3 (V<sub>PP</sub> Low) and b4 (Program Error) can be made after each byte/word programming or after a sequence.  
 2. If a V<sub>PP</sub> Low or Program Erase is found, the Status Register must be cleared (CLRS instruction) before further P/E.C. operations.

Figure 12. Erase Flow-chart and Pseudo Code



**Note:** 1. If Vpp Low or Erase Error is found, the Status Register must be cleared (CLRS instruction) before further P/E.C. operations.

Figure 13. Erase Suspend & Resume Flow-chart and Pseudo Code








Figure 14. Command Interface and Program Erase Controller Flow-diagram (a)



AI01286C

**Notes:** 1. If no command is written, the Command Interface remains in its previous valid state. Upon power-up, on exit from power-down or if  $V_{CC}$  falls below  $V_{LKO}$ , the Command Interface defaults to Read Array mode.  
 2. P/E.C. status (Ready or Busy) is read on Status Register bit 7.


Figure 15. Command Interface and Program Erase Controller Flow-diagram (b)



AI01287B

Note: 2. P/E.C. status (Ready or Busy) is read on Status Register bit 7.

ORDERING INFORMATION SCHEME




For a list of available options (V<sub>CC</sub> Range, Array Organisation, Speed, etc...) refer to the current Memory Shortform catalogue.

For further information on any aspect of this device, please contact SGS-THOMSON Sales Office nearest to you.

**TSOP56 - 56 lead Plastic Thin Small Outline, 14 x 20mm**

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A			1.20			0.047
A1		0.05	0.15		0.002	0.006
A2		0.95	1.05		0.037	0.041
B		0.17	0.27		0.007	0.011
C		0.10	0.21		0.004	0.008
D		19.80	20.20		0.780	0.795
D1		18.30	18.50		0.720	0.728
E		13.90	14.10		0.547	0.555
e	0.50	-	-	0.020	-	-
L		0.50	0.70		0.020	0.028
$\alpha$		0°	5°		0°	5°
N	56			56		
CP			0.10			0.004

TSOP56




Drawing is not to scale

## SO44 - 44 lead Plastic Small Outline, 525 mils body width

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A		2.42	2.62		0.095	0.103
A1		0.22	0.23		0.009	0.010
A2		2.25	2.35		0.089	0.093
B			0.50			0.020
C		0.10	0.25		0.004	0.010
D		28.10	28.30		1.106	1.114
E		13.20	13.40		0.520	0.528
e	1.27			0.050		
H		15.90	16.10		0.626	0.634
L	0.80			0.031		
$\alpha$	3°			3°		
N	44			44		
CP			0.10			0.004

SO44



Drawing is not to scale

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1995 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.