## DESCRIPTION

The 3804 group (Spec. H) is the 8 -bit microcomputer based on the 740 family core technology.
The 3804 group (Spec. H) is designed for household products, office automation equipment, and controlling systems that require analog signal processing, including the A/D converter and D/A converters.

## FEATURES

- Basic machine-language instructions ...................................... 71
- Minimum instruction execution time
$0.24 \mu \mathrm{~s}$
(at 16.8 MHz oscillation frequency)
- Memory size

Flash memory ............................................................. 60 K bytes
RAM .
2048 bytes

- Programmable input/output ports .56
- Software pull-up resistors Built-in


## - Interrupts

21 sources, 16 vectors
(external 8, internal 12, software 1)

- Timers

16 -bit $\times 1$
8 -bit $\times 4$
(with 8-bit prescaler)

- Watchdog timer 16 -bit $\times 1$
- Serial interface

Serial I/O1, 3 ............... 8-bit $\times 2$ (UART or Clock-synchronized)
Serial I/O2 8 -bit $\times 1$ (Clock-synchronized)

- PWM . 8 -bit $\times 1$ (with 8 -bit prescaler)
- Multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface 1 channel
- A/D converter 10 -bit $\times 16$ channels
(8-bit reading enabled)
- D/A converter $\qquad$
- LED direct drive port $\qquad$
- Clock generating circuit $\qquad$ (connect to external ceramic resonator or quartz-crystal oscillator)
- Power source voltage

In high-speed mode
At 16.8 MHz oscillation frequency ............................ 4.5 to 5.5 V
At 12.5 MHz oscillation frequency ............................ 4.0 to 5.5 V
At 8.4 MHz oscillation frequency) ............................. 2.7 to 5.5 V
In middle-speed mode
At 16.8 MHz oscillation frequency ............................ 4.5 to 5.5 V
At 12.5 MHz oscillation frequency ............................ 2.7 to 5.5 V
In low-speed mode
At 32 kHz oscillation frequency ................................ 2.7 to 5.5 V

- Power dissipation

In high-speed mode
27.5 mW (typ.)
(at 16.8 MHz oscillation frequency, at 5 V power source voltage)
In low-speed mode.
$1200 \mu \mathrm{~W}$ (typ.)
(at 32 kHz oscillation frequency, at 3 V power source voltage)

- Operating temperature range .................................... -20 to $85^{\circ} \mathrm{C}$
- Packages

SP $\qquad$ 64P4B (64-pin 750 mil SDIP)
FP 64P6N-A (64-pin $14 \times 14 \mathrm{~mm}$ QFP)
HP 4P6Q-A (64-pin $10 \times 10 \mathrm{~mm}$ LQFP)
KP 64P6U-A (64-pin $14 \times 14 \mathrm{~mm}$ LQFP)
<Flash memory mode>

- Power source voltage
$\mathrm{Vcc}=2.7$ to 5.5 V
- Program/Erase voltage Vcc $=2.7$ to 5.5 V
-Programming method ...................... Programming in unit of byte
- Erasing method $\qquad$ Block erasing
- Program/Erase control by software command
- Number of times for programming/erasing


## -Notes

Cannot be used for application embedded in the MCU card.

Currently support products are listed below.

Table 1 Support products

| Product name | Flash memory size (bytes) | RAM size (bytes) | Package | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| M38049FFHSP | 61440 | 2048 | 64P4B | $\mathrm{Vcc}=2.7$ to 5.5 V |
| M38049FFHFP |  |  | 64P6N-A |  |
| M38049FFHHP |  |  | 64P6Q-A |  |
| M38049FFHKP |  |  | 64P6U-A |  |

## PIN CONFIGURATION (TOP VIEW)



Package type : 64P6N-A/64P6Q-A/64P6U-A

Fig. 13804 group (Spec. H) pin configuration

## PIN CONFIGURATION (TOP VIEW)



Fig. 23804 group (Spec. H) pin configuration

FUNCTIONAL BLOCK


Fig. 3 Functional block diagram

PIN DESCRIPTION
Table 2 Pin description

| Pin | Name | Functions | Function except a port function |
| :---: | :---: | :---: | :---: |
| Vcc, Vss | Power source | - Apply voltage of 2.7 V-5.5 V to Vcc, and 0 V to Vss. |  |
| CNVss | CNVss input | -This pin controls the operation mode of the chip. <br> - Normally connected to Vss. |  |
| Vref | Reference voltage | -Reference voltage input pin for A/D and D/A converters. |  |
| AVss | Analog power source | -Analog power source input pin for A/D and D/A converters. -Connect to Vss. |  |
| $\overline{\text { RESET }}$ | Reset input | $\bullet$ Reset input pin for active "L". |  |
| XIN | Clock input | - Input and output pins for the clock generating circuit. <br> -Connect a ceramic resonator or quartz-crystal oscillator between the XIN and Xout pins to set the oscillation frequency. <br> -When an external clock is used, connect the clock source to the XIn pin and leave the Xout pin open. |  |
| $\begin{aligned} & \mathrm{PO0/AN8-} \\ & \mathrm{P} 07 / \mathrm{AN} 15 \end{aligned}$ | I/O port P0 | -8-bit CMOS I/O port. <br> - $/$ O direction register allows each pin to be individually programmed as either input or output. <br> -CMOS compatible input level. | -A/D converter input pin |
| P10/INT41 <br> P11/INT01 | I/O port P1 |  | - Interrupt input pin |
| P12-P17 |  | -CMOS 3-state output structure. <br> -Pull-up control is enabled in a bit unit. <br> -P20-P27 are enabled to output large current for LED drive. |  |
| P20-P27 | I/O port P2 |  |  |
| $\begin{aligned} & \text { P3o/DA1 } \\ & \text { P31/DA2 } \end{aligned}$ | I/O port P3 | -8-bit CMOS I/O port. <br> - $/$ /O direction register allows each pin to be individually programmed as either input or output. <br> -CMOS compatible input level. <br> -P32 to P33 can be switched between CMOS compatible input level or SMBUS input level in the $I^{2}$ C-BUS interface function. <br> -P30, P31, P34-P37 are CMOS 3-state output structure. <br> -P32, P33 are N-channel open-drain output structure. <br> -Pull-up control of P30, P31, P34-P37 is enabled in a bit unit. | -D/A converter input pin |
| $\begin{aligned} & \text { P32/SDA } \\ & \text { P33/SCL } \end{aligned}$ |  |  | $\cdot{ }^{2} \mathrm{C}-\mathrm{BUS}$ interface function pins |
| $\begin{aligned} & \text { P34/RxD3 } \\ & \text { P35/TxD3 } \\ & \text { P36/ScLK3 } \\ & \text { P37/SRDY } \end{aligned}$ |  |  | -Serial l/O3 function pin |
| P40/INT40/ <br> Xcout <br> P41/INT00/ <br> XCIN | I/O port P4 | -8-bit CMOS I/O port. <br> -I/O direction register allows each pin to be individually programmed as either input or output. <br> -CMOS compatible input level. <br> -CMOS 3-state output structure. <br> -Pull-up control is enabled in a bit unit. | - Interrupt input pin <br> - Sub-clock generating I/O pin (resonator connected) |
| $\begin{aligned} & \text { P42/INT1 } \\ & \text { P43/INT2 } \\ & \hline \end{aligned}$ |  |  | - Interrupt input pin |
| $\begin{aligned} & \text { P44/RxD1 } \\ & \text { P45/TxD1 } \\ & \text { P46/ScLK1 } \end{aligned}$ |  |  | - Serial I/O1 function pin |
| $\mathrm{P} 47 / \overline{\mathrm{SRDY}} 1$ <br> /CNTR2 |  |  | -Serial I/O1, timer Z function pin |
| $\begin{aligned} & \text { P50/SIN2 } \\ & \text { P51/SouT2 } \\ & \text { P52/SCLK2 } \\ & \text { P53/SRDY2 } \end{aligned}$ | I/O port P5 | -8-bit CMOS I/O port. <br> -I/O direction register allows each pin to be individually programmed as either input or output. <br> -CMOS compatible input level. <br> -CMOS 3-state output structure. <br> -Pull-up control is enabled in a bit unit. | -Serial I/O2 function pin |
| P54/CNTR0 |  |  | - Timer X function pin |
| P55/CNTR1 |  |  | - Timer Y function pin |
| P56/PWM |  |  | -PWM output pin |
| P57/INT3 |  |  | - Interrupt input pin |
| $\begin{aligned} & \text { P60/AN0- } \\ & \text { P67/AN7 } \end{aligned}$ | I/O port P6 |  | -A/D converter input pin |

## PART NUMBERING

Product name


Fig. 4 Part numbering

## GROUP EXPANSION

Renesas plans to expand the 3804 group (Spec. H) as follows.
Memory Size
Flash memory size
RAM size 60 K bytes 2048 bytes

## Packages

| 64P4B | 64-pin shrink plastic-molded DIP |
| :---: | :---: |
| 64P6N-A | .. 0.8 mm-pitch plastic molded QFP |
| 64P6Q-A | 0.5 mm-pitch plastic molded LQFP |
| 64P6U-A | 0.8 mm-pitch plastic molded LQFP |

## Memory Expansion Plan



Fig. 5 Memory expansion plan

## FUNCTIONAL DESCRIPTION CENTRAL PROCESSING UNIT (CPU)

The 3804 group (Spec. H) uses the standard 740 Family instruction set. Refer to the table of 740 Family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set.
Machine-resident 740 Family instructions are as follows:
The FST and SLW instructions cannot be used.
The STP, WIT, MUL, and DIV instructions can be used.

## [Accumulator (A)]

The accumulator is an 8-bit register. Data operations such as data transfer, etc. are executed mainly through the accumulator.

## [Index Register X (X)]

The index register X is an 8-bit register. In the index addressing modes, the value of the OPERAND is added to the contents of register $X$ and specifies the real address.

## [Index Register $\mathbf{Y}(\mathbf{Y})$ ]

The index register $Y$ is an 8-bit register. In partial instruction, the value of the OPERAND is added to the contents of register $Y$ and specifies the real address.

## [Stack Pointer (S)]

The stack pointer is an 8-bit register used during subroutine calls and interrupts. This register indicates start address of stored area (stack) for storing registers during subroutine calls and interrupts. The low-order 8 bits of the stack address are determined by the contents of the stack pointer. The high-order 8 bits of the stack address are determined by the stack page selection bit. If the stack page selection bit is " 0 ", the high-order 8 bits becomes "0016". If the stack page selection bit is " 1 ", the high-order 8 bits becomes "0116".
The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 7.
Store registers other than those described in Figure 6 with program when the user needs them during interrupts or subroutine calls (see Table 3).

## [Program Counter (PC)]

The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.


Fig. 6740 Family CPU register structure


Note: Condition for acceptance of an interrupt $\rightarrow$ Interrupt enable flag is " 1 "

Fig. 7 Register push and pop at interrupt generation and subroutine call
Table 3 Push and pop instructions of accumulator or processor status register

|  | Push instruction to stack | Pop instruction from stack |
| :--- | :---: | :---: |
| Accumulator | PHA | PLA |
| Processor status register | PHP | PLP |

## [Processor status register (PS)]

The processor status register is an 8-bit register consisting of 5 flags which indicate the status of the processor after an arithmetic operation and 3 flags which decide MCU operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative ( N ) flag. In decimal mode, the Z , $\mathrm{V}, \mathrm{N}$ flags are not valid.
-Bit 0: Carry flag (C)
The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.
-Bit 1: Zero flag (Z)
The $Z$ flag is set if the result of an immediate arithmetic operation or a data transfer is " 0 ", and cleared if the result is anything other than " 0 ".
-Bit 2: Interrupt disable flag (I)
The I flag disables all interrupts except for the interrupt generated by the BRK instruction.
Interrupts are disabled when the I flag is " 1 ".

- Bit 3: Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is " 0 "; decimal arithmetic is executed when it is " 1 ". Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can execute decimal arithmetic.
-Bit 4: Break flag (B)
The $B$ flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always " 0 ". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to " 1 ".
-Bit 5: Index X mode flag (T)
When the T flag is " 0 ", arithmetic operations are performed between accumulator and memory. When the T flag is " 1 ", direct arithmetic operations and direct data transfers are enabled between memory locations.
-Bit 6: Overflow flag (V)
The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128 . When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

## -Bit 7: Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 4 Set and clear instructions of each bit of processor status register

|  | C flag | Z flag | I flag | D flag | B flag | T flag | V flag | N flag |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set instruction | SEC | - | SEI | SED | - | SET | - | - |
| Clear instruction | CLC | - | CLI | CLD | - | CLT | CLV | - |

## [CPU Mode Register (CPUM)] 003B16

The CPU mode register contains the stack page selection bit, etc.
The CPU mode register is allocated at address 003B16.


Fig. 8 Structure of CPU mode register

## MISRG

(1) Bit 0 of address 001016: Oscillation stabilizing time set after STP instruction released bit
When the MCU stops the clock oscillation by the STP instruction and the STP instruction has been released by an external interrupt source, usually, the fixed values of Timer 1 and Prescaler 12 (Timer $1=0116$, Prescaler $12=$ FF16) are automatically reloaded in order for the oscillation to stabilize. The user can inhibit the automatic setting by setting " 1 " to bit 0 of MISRG (address 001016). However, by setting this bit to " 1 ", the previous values, set just before the STP instruction was executed, will remain in Timer 1 and Prescaler 12. Therefore, you will need to set an appropriate value to each register, in accordance with the oscillation stabilizing time, before executing the STP instruction.
Figure 9 shows the structure of MISRG.
(2) Bits 1, 2, 3 of address 001016: Middle-speed Mode Automatic Switch Function
In order to switch the clock mode of an MCU which has a subclock, the following procedure is necessary:
set CPU mode register (003B16) --> start main clock oscillation --> wait for oscillation stabilization --> switch to middle-speed mode (or high-speed mode).
However, the 3804 group (Spec. H) has the built-in function which automatically switches from low to middle-speed mode either by the SCL/SDA interrupt or by program.
-Middle-speed mode automatic switch by SCL/SDA Interrupt The SCL/SDA interrupt source enables an automatic switch when the middle-speed mode automatic switch set bit (bit 1) of MISRG (address 001016) is set to " 1 ". The conditions for an automatic switch execution depend on the settings of bits 5 and 6 of the $I^{2} \mathrm{C}$ START/STOP condition control register (address 001616). Bit 5 is the SCL/SDA interrupt pin polarity selection bit and bit 6 is the SCL/SDA interrupt pin selection bit. The main clock oscillation stabilizing time can also be selected by middle-speed mode automatic switch wait time set bit (bit 2) of the MISRG.

## -Middle-speed mode automatic switch by program

The middle-speed mode can also be automatically switched by program while operating in low-speed mode. By setting the middle-speed automatic switch start bit (bit 3) of MISRG (address 001016) to " 1 " in the condition that the middle-speed mode automatic switch set bit is " 1 " while operating in low-speed mode, the MCU will automatically switch to middle-speed mode. In this case, the oscillation stabilizing time of the main clock can be selected by the middle-speed automatic switch wait time set bit (bit 2) of MISRG (address 001016).


Note 1: During operation in low-speed mode, it is possible automatically to switch to middle-speed mode owing to SCL/SDA interrupt.
2: When automatic switch to middle-speed mode from low-speed mode occurs, the values of CPU mode register (003B16) change.

Fig. 9 Structure of MISRG

## MEMORY

## Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

## RAM

The RAM is used for data storage and for stack area of subroutine calls and interrupts.

## ROM

The ROM area can program/erase.

## Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

## Zero Page

Access to this area with only 2 bytes is possible in the zero page addressing mode.

## Special Page

Access to this area with only 2 bytes is possible in the special page addressing mode.

RAM area

| RAM size (bytes) | Address XXXX16 |
| :---: | :---: |
| 192 | 00FF16 |
| 256 | 013F16 |
| 384 | 01BF16 |
| 512 | 023F16 |
| 640 | 02BF16 |
| 768 | 033F16 |
| 896 | 03BF16 |
| 1024 | 043F16 |
| 1536 | 063F16 |
| 2048 | 083F16 |

ROM area

| ROM size <br> (bytes) | Address <br> YYYY16 |
| ---: | :---: |
| 4096 | F00016 |
| 8192 | E00016 |
| 12288 | D00016 |
| 16384 | C00016 |
| 20480 | B00016 |
| 24576 | A00016 |
| 28672 | 900016 |
| 32768 | 800016 |
| 36864 | 700016 |
| 40960 | 600016 |
| 45056 | 500016 |
| 49152 | 400016 |
| 53248 | 300016 |
| 57344 | 200016 |
| 61440 | 100016 |



Fig. 10 Memory map diagram


Fig. 11 Memory map of special function register (SFR)

## I/O PORTS

The I/O ports have direction registers which determine the input/ output direction of each individual pin. Each bit in a direction register corresponds to one pin, and each pin can be set to be input port or output port.
When " 0 " is written to the bit corresponding to a pin, that pin be-
comes an input pin. When " 1 " is written to that bit, that pin becomes an output pin.
If data is read from a pin which is set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

Table 5 I/O port function

| Pin | Name | I/O Structure | Non-Port Function | Related SFRs | Ref.No. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P00/AN8-P07/AN15 | Port P0 | CMOS compatible input level CMOS 3-state output | A/D converter input | AD/DA control register | (1) |
| P10/INT41 <br> P11/INT01 | Port P1 |  | External interrupt input | Interrupt edge selection register | (2) |
| P12-P17 |  |  |  |  | (3) |
| $\begin{aligned} & \text { P20/LED0- } \\ & \text { P27/LED7 } \end{aligned}$ | Port P2 |  |  |  |  |
| $\begin{aligned} & \text { P30/DA1 } \\ & \text { P31/DA2 } \end{aligned}$ | Port P3 | CMOS compatible input level CMOS 3-state output | D/A converter output | AD/DA control register | (4) |
| $\begin{aligned} & \text { P32/SDA } \\ & \text { P33/SCL } \end{aligned}$ |  | CMOS compatible input level N -channel open-drain output CMOS/SMBUS input level (when selecting ${ }^{2} \mathrm{C}$-BUS interface function) | $\mathrm{I}^{2} \mathrm{C}$-BUS interface function I/O | $\mathrm{I}^{2} \mathrm{C}$ control register | (5) |
| $\begin{aligned} & \mathrm{P} 34 / \mathrm{RxD} 3 \\ & \mathrm{P} 35 / \mathrm{TxD3} \\ & \mathrm{P} 36 / \mathrm{ScLK} 3 \\ & \mathrm{P} 37 / \text { SRDY3 } \end{aligned}$ |  | CMOS compatible input level CMOS 3-state output | Serial I/O3 function I/O | Serial I/O3 control register UART3 control register | $\begin{aligned} & (6) \\ & (7) \\ & (8) \\ & (9) \end{aligned}$ |
| P40/INT40/XCIN P41/INT00/Xcout | Port P4 | CMOS compatible input level CMOS 3-state output | External interrupt input Sub-clock generating circuit | Interrupt edge selection register CPU mode register | $\begin{aligned} & (10) \\ & (11) \end{aligned}$ |
| P42/INT1 P43/INT2 |  |  | External interrupt input | Interrupt edge selection register | (2) |
| $\begin{aligned} & \text { P44/RxD1 } \\ & \text { P45/TxD1 } \\ & \text { P46/ScLK1 } \end{aligned}$ |  |  | Serial I/O1 function I/O | Serial I/O1 control register UART1 control register | (6) <br> (7) <br> (8) |
| P47/ $\overline{\text { SRDY } 1 / C N T R 2 ~}$ |  |  | Serial I/O1 function I/O Timer Z function I/O | Serial I/O1 control register <br> Timer Z mode register | (12) |
| $\begin{aligned} & \text { P50/SIN2 } \\ & \text { P51/SOUT2 } \\ & \text { P52/SCLK2 } \\ & \text { P53/SRDY2 } \end{aligned}$ | Port P5 | CMOS compatible input level CMOS 3-state output | Serial I/O2 function I/O | Serial I/O2 control register | $\begin{aligned} & \hline(13) \\ & (14) \\ & (15) \\ & (16) \\ & \hline \end{aligned}$ |
| P54/CNTR0 P55/CNTR1 |  |  | Timer X, Y function I/O | Timer XY mode register | (17) |
| P56/PWM |  |  | PWM output | PWM control register | (18) |
| P57/INT3 |  |  | External interrupt input | Interrupt edge selection register | (2) |
| P60/AN0-P67/AN7 | Port P6 | CMOS compatible input level CMOS 3-state output | A/D converter input | AD/DA control register | (1) |

Notes 1: Refer to the applicable sections how to use double-function ports as function I/O ports.
2: Make sure that the input level at each pin is either 0 V or Vcc during execution of the STP instruction.
When an input level is at an intermediate potential, a current will flow from Vcc to Vss through the input-stage gate.


Fig. 12 Port block diagram (1)


Fig. 13 Port block diagram (2)


Fig. 14 Port block diagram (3)


Fig. 15 Structure of port pull-up control register (1)


Fig. 16 Structure of port pull-up control register (2)


Fig. 17 Structure of port pull-up control register (3)


Note: Pull-up control is valid when the corresponding bit of the port direction register is " 0 " (input). When that bit is " 1 " (output), pull-up cannot be set to the port of which pull-up is selected.

Fig. 18 Structure of port pull-up control register (4)

## INTERRUPTS

The 3804 group (Spaec. H)'s interrupts are a type of vector and occur by 16 sources among 23 sources: nine external, thirteen internal, and one software.

## Interrupt Control

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is " 0 ".
Interrupt enable bits can be set or cleared by software.
Interrupt request bits can be cleared by software, but cannot be set by software.
The reset and the BRK instruction cannot be disabled with any flag or bit. The I (interrupt disable) flag disables all interrupts except the reset and the BRK instruction interrupt.
When several interrupt requests occur at the same time, the interrupts are received according to priority.

## Interrupt Operation

By acceptance of an interrupt, the following operations are automatically performed:

1. The contents of the program counter and the processor status register are automatically pushed onto the stack.
2. The interrupt disable flag is set and the corresponding interrupt request bit is cleared.
3. The interrupt jump destination address is read from the vector table into the program counter.

## Interrupt Source Selection

Which of each combination of the following interrupt sources can be selected by the interrupt source selection register (address 003916).

1. INTo or Timer Z
2. Serial I/O1 transmission or SCL, SDA
3. CNTR 0 or SCL, SDA
4. CNTR1 or Serial I/O3 reception
5. Serial I/O2 or Timer $Z$
6. INT2 or $\mathrm{I}^{2} \mathrm{C}$
7. INT4 or CNTR2
8. A/D converter or serial I/O3 transmission

## External Interrupt Pin Selection

The occurrence sources of the external interrupt INT0 and INT4 can be selected from either input from INT00 and INT40 pin, or input from INT01 and INT41 pin by the INT0, INT4 interrupt switch bit of interrupt edge selection register (bit 6 of address 003A16).

## Notes

When setting the followings, the interrupt request bit may be set to "1".
-When setting external interrupt active edge
Related register: Interrupt edge selection register (address 003A16) Timer XY mode register (address 002316) Timer Z mode register (address 002A16) ${ }^{2} \mathrm{C}$ START/STOP condition control register
(address 001616)
-When switching interrupt sources of an interrupt vector address where two or more interrupt sources are allocated
Related register: Interrupt source selection register
(address 003916)
When not requiring for the interrupt occurrence synchronized with these setting, take the following sequence.
(1)Set the corresponding interrupt enable bit to "0" (disabled).
(2)Set the interrupt edge select bit or the interrupt source select bit to " 1 ".
(3) Set the corresponding interrupt request bit to " 0 " after 1 or more instructions have been executed.
(4)Set the corresponding interrupt enable bit to "1" (enabled).

Table 6 Interrupt vector addresses and priority

| Interrupt Source | Priority | Vector Addresses (Note 1) |  | Interrupt Request Generating Conditions | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | High | Low |  |  |
| Reset (Note 2) | 1 | FFFD16 | FFFC16 | At reset | Non-maskable |
| INT0 | 2 | FFFB16 | FFFA16 | At detection of either rising or falling edge of INT0 input | External interrupt (active edge selectable) |
| Timer Z |  |  |  | At timer Z underflow |  |
| INT1 | 3 | FFF916 | FFF816 | At detection of either rising or falling edge of INT1 input | External interrupt (active edge selectable) |
| Serial I/O1 reception | 4 | FFF716 | FFF616 | At completion of serial I/O1 data reception | Valid when serial I/O1 is selected |
| Serial I/O1 transmission | 5 | FFF516 | FFF416 | At completion of serial I/O1 transmission shift or when transmission buffer is empty | Valid when serial I/O1 is selected |
| SCL, SDA |  |  |  | At detection of either rising or falling edge of SCL or SDA | External interrupt (active edge selectable) |
| Timer X | 6 | FFF316 | FFF216 | At timer X underflow |  |
| Timer Y | 7 | FFF116 | FFF016 | At timer Y underflow |  |
| Timer 1 | 8 | FFEF16 | FFEE16 | At timer 1 underflow | STP release timer underflow |
| Timer 2 | 9 | FFED16 | FFEC16 | At timer 2 underflow |  |
| CNTRo | 10 | FFEB16 | FFEA16 | At detection of either rising or falling edge of CNTRo input | External interrupt (active edge selectable) |
| SCL, SDA |  |  |  | At detection of either rising or falling edge of SCL or SDA | External interrupt (active edge selectable) |
| CNTR1 | 11 | FFE916 | FFE816 | At detection of either rising or falling edge of CNTR1 input | External interrupt (active edge selectable) |
| Serial I/O3 reception |  |  |  | At completion of serial I/O3 data reception | Valid when serial I/O3 is selected |
| Serial I/O2 | 12 | FFE716 | FFE616 | At completion of serial I/O2 data transmission or reception | Valid when serial I/O2 is selected |
| Timer Z |  |  |  | At timer Z underflow |  |
| INT2 | 13 | FFE516 | FFE416 | At detection of either rising or falling edge of INT2 input | External interrupt (active edge selectable) |
| $\mathrm{I}^{2} \mathrm{C}$ |  |  |  | At completion of data transfer |  |
| INT3 | 14 | FFE316 | FFE216 | At detection of either rising or falling edge of INT3 input | External interrupt (active edge selectable) |
| INT4 | 15 | FFE116 | FFE016 | At detection of either rising or falling edge of INT4 input | External interrupt (active edge selectable) |
| CNTR2 |  |  |  | At detection of either rising or falling edge of CNTR2 input | External interrupt (active edge selectable) |
| A/D converter | 16 | FFDF16 | FFDE16 | At completion of A/D conversion |  |
| Serial I/O3 transmission |  |  |  | At completion of serial I/O3 transmission shift or when transmission buffer is empty | Valid when serial I/O3 is selected |
| BRK instruction | 17 | FFDD16 | FFDC16 | At BRK instruction execution | Non-maskable software interrupt |

Notes 1: Vector addresses contain interrupt jump destination addresses.
2: Reset function in the same way as an interrupt with the highest priority.


Fig. 19 Interrupt control


0 : Interrupts disabled
1 : Interrupts enabled


- INTo/Timer Z interrupt source selection bit 0 : INTo interrupt 1 : Timer Z interrupt
Serial I/O2/Timer Z interrupt source selection bit 0 : Serial I/O2 interrupt 1 : Timer Z interrupt
Serial I/O1 transmit/SCL, SDA interrupt source selection bit
0 : Serial I/O1 transmit interrupt
1 : SCL, SDA interrupt
CNTRo/SCL, SDA interrupt source selection bit
0 : CNTRo interrupt
1 : SCL, SDA interrupt
INT4/CNTR2 interrupt source selection bit
0 : INT4 interrupt
1 : CNTR2 interrupt
INT2/I2C interrupt source selection bit
0 : INT2 interrupt
$1: I^{2} \mathrm{C}$ interrupt
CNTR1/Serial I/O3 receive interrupt source selection bit
0 : CNTR1 interrupt
1 : Serial I/O3 receive interrupt
AD converter/Serial I/O3 transmit interrupt source selection bit
0 : A/D converter interrupt
1 : Serial I/O3 transmit interrupt

Fig. 20 Structure of interrupt-related registers

## TIMERS

## -8-bit Timers

The 3804 group (Spec. H) has four 8-bit timers: timer 1, timer 2, timer X , and timer Y .
The timer 1 and timer 2 use one prescaler in common, and the timer $X$ and timer $Y$ use each prescaler. Those are 8-bit prescalers. Each of the timers and prescalers has a timer latch or a prescaler latch.
The division ratio of each timer or prescaler is given by $1 /(n+1)$, where n is the value in the corresponding timer or prescaler latch. All timers are down-counters. When the timer reaches "0016", an underflow occurs at the next count pulse and the contents of the corresponding timer latch are reloaded into the timer and the count is continued. When the timer underflows, the interrupt request bit corresponding to that timer is set to " 1 ".

## - Timer divider

The divider count source is switched by the main clock division ratio selection bits of CPU mode register (bits 7 and 6 at address 003B16). When these bits are "00" (high-speed mode) or "01" (middle-speed mode), XIN is selected. When these bits are" 10 " (low-speed mode), XCIN is selected.

## -Prescaler 12

The prescaler 12 counts the output of the timer divider. The count source is selected by the timer $12, \mathrm{X}$ count source selection register among $1 / 2,1 / 4,1 / 8,1 / 16,1 / 32,1 / 64,1 / 128,1 / 256,1 / 512$, $1 / 1024$ of $f($ XIN $)$ or $f(X C I N)$.

## Timer 1 and Timer 2

The timer 1 and timer 2 counts the output of prescaler 12 and periodically set the interrupt request bit.

## -Prescaler X and prescaler $\mathbf{Y}$

The prescaler $X$ and prescaler $Y$ count the output of the timer divider or $f(X C I N)$. The count source is selected by the timer $12, X$ count source selection register (address 000 E 16 ) and the timer Y , $Z$ count source selection register (address 000F16) among 1/2, $1 / 4,1 / 8,1 / 16,1 / 32,1 / 64,1 / 128,1 / 256,1 / 512$, and $1 / 1024$ of $f(\mathrm{XIN})$ or $f($ XCIN $)$; and $f(X C I N)$.

## Timer $\mathbf{X}$ and Timer $\mathbf{Y}$

The timer $X$ and timer $Y$ can each select one of four operating modes by setting the timer XY mode register (address 002316).

## (1) Timer mode

## -Mode selection

This mode can be selected by setting " 00 " to the timer X operating mode bits (bits 1 and 0 ) and the timer $Y$ operating mode bits (bits 5 and 4) of the timer XY mode register (address 002316).

## -Explanation of operation

The timer count operation is started by setting " 0 " to the timer X count stop bit (bit 3) and the timer $Y$ count stop bit (bit 7) of the timer XY mode register (address 002316).
When the timer reaches "0016", an underflow occurs at the next count pulse and the contents of timer latch are reloaded into the timer and the count is continued.

## (2) Pulse output mode

## -Mode selection

This mode can be selected by setting " 01 " to the timer X operating mode bits (bits 1 and 0 ) and the timer Y operating mode bits (bits 5 and 4) of the timer XY mode register (address 002316).

## - Explanation of operation

The operation is the same as the timer mode's. Moreover the pulse which is inverted each time the timer underflows is output from CNTRo/CNTR1 pin. Regardless of the timer counting or not the output of CNTRo/CNTR1 pin is initialized to the level of specified by their active edge switch bits when writing to the timer. When the CNTRo active edge switch bit (bit 2) and the CNTR1 active edge switch bit (bit 6) of the timer XY mode register (address 002316 ) is " 0 ", the output starts with " H " level. When it is " 1 ", the output starts with "L" level.
Switching the CNTRo or CNTR1 active edge switch bit will reverse the output level of the corresponding CNTRo or CNTR1 pin.

## ■Precautions

Set the double-function port of CNTRo/CNTR1 pin and port P54/ P55 to output in this mode.

## (3) Event counter mode

## -Mode selection

This mode can be selected by setting " 10 " to the timer $X$ operating mode bits (bits 1 and 0 ) and the timer Y operating mode bits (bits 5 and 4) of the timer XY mode register (address 002316).

## - Explanation of operation

The operation is the same as the timer mode's except that the timer counts signals input from the CNTRo or CNTR1 pin. The valid edge for the count operation depends on the CNTRo active edge switch bit (bit 2) or the CNTR1 active edge switch bit (bit 6) of the timer XY mode register (address 002316). When it is " 0 ", the rising edge is valid. When it is " 1 ", the falling edge is valid.

## -Precautions

Set the double-function port of CNTR0/CNTR1 pin and port P54/ P55 to input in this mode.

## (4) Pulse width measurement mode

## -Mode selection

This mode can be selected by setting " 11 " to the timer X operating mode bits (bits 1 and 0 ) and the timer Y operating mode bits (bits 5 and 4) of the timer XY mode register (address 002316).

## - Explanation of operation

When the CNTRo active edge switch bit (bit 2) or the CNTR1 active edge switch bit (bit 6) of the timer XY mode register (address 002316 ) is " 1 ", the timer counts during the term of one falling edge of CNTRo/CNTR1 pin input until the next rising edge of input ("L" term). When it is " 0 ", the timer counts during the term of one rising edge input until the next falling edge input ("H" term).

## ■Precautions

Set the double-function port of CNTRo/CNTR1 pin and port P54/ P55 to input in this mode.
The count operation can be stopped by setting " 1 " to the timer X count stop bit (bit 3) and the timer $Y$ count stop bit (bit 7) of the timer XY mode register (address 002316). The interrupt request bit is set to "1" each time the timer underflows.

## -Precautions when switching count source

When switching the count source by the timer $12, X$ and $Y$ count source selection bits, the value of timer count is altered in inconsiderable amount owing to generating of thin pulses on the count input signals.
Therefore, select the timer count source before setting the value to the prescaler and the timer.


Fig. 21 Block diagram of timer X, timer Y, timer 1, and timer 2


Fig. 22 Structure of timer XY mode register


Timer 12, X count source selection register (T12XCSS : address 000E16)

Timer 12 count source selection bits b3b2b1b0



Timer $\mathrm{Y}, \mathrm{Z}$ count source selection register (TYZCSS : address 000F16)

Timer Y count source selection bits b3b2b1b0


Fig. 23 Structure of timer 12, $X$ and timer $Y, Z$ count source selection registers

## -16-bit Timer

The timer $Z$ is a 16 -bit timer. When the timer reaches " 000016 ", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When the timer underflows, the interrupt request bit corresponding to the timer Z is set to " 1 ".
When reading/writing to the timer $Z$, perform reading/writing to both the high-order byte and the low-order byte. When reading the timer Z, read from the high-order byte first, followed by the low-order byte. Do not perform the writing to the timer $Z$ between read operation of the high-order byte and read operation of the low-order byte. When writing to the timer Z, write to the low-order byte first, followed by the high-order byte. Do not perform the reading to the timer $Z$ between write operation of the low-order byte and write operation of the high-order byte.
The timer $Z$ can select the count source by the timer $Z$ count source selection bits of timer $Y, Z$ count source selection register (bits 7 to 4 at address 000F16).
Timer Z can select one of seven operating modes by setting the timer Z mode register (address 002A16).

## (1) Timer mode

## -Mode selection

This mode can be selected by setting " 000 " to the timer $Z$ operating mode bits (bits 2 to 0 ) and setting " 0 " to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16).

## - Count source selection

In high- or middle-speed mode, $1 / 2,1 / 4,1 / 8,1 / 16,1 / 32,1 / 64,1 /$ $128,1 / 256,1 / 512$ or $1 / 1024$ of $f(X I N)$; or $f(X C I N)$ can be selected as the count source.
In low-speed mode, $1 / 2,1 / 4,1 / 8,1 / 16,1 / 32,1 / 64,1 / 128,1 / 256,1 /$ 512 or $1 / 1024$ of $f(\mathrm{XCIN})$; or $f(\mathrm{XCIN})$ can be selected as the count source.

## OInterrupt

When an underflow occurs, the INTo/timer $Z$ interrupt request bit (bit 0 ) of the interrupt request register 1 (address $003 \mathrm{C}_{16}$ ) is set to "1".

## - Explanation of operation

During timer stop, usually write data to a latch and a timer at the same time to set the timer value.
The timer count operation is started by setting " 0 " to the timer $Z$ count stop bit (bit 6) of the timer $Z$ mode register (address 002A16).
When the timer reaches " 000016 ", an underflow occurs at the next count pulse and the contents of timer latch are reloaded into the timer and the count is continued.
When writing data to the timer during operation, the data is written only into the latch. Then the new latch value is reloaded into the timer at the next underflow.

## (2) Event counter mode

## -Mode selection

This mode can be selected by setting " 000 " to the timer $Z$ operating mode bits (bits 2 to 0 ) and setting " 1 " to the timer/event counter mode switch bit (bit 7) of the timer $Z$ mode register (address 002A16).
The valid edge for the count operation depends on the CNTR2 active edge switch bit (bit 5) of the timer Z mode register (address 002A16). When it is " 0 ", the rising edge is valid. When it is " 1 ", the falling edge is valid.

## - Interrupt

The interrupt at an underflow is the same as the timer mode's.

- Explanation of operation

The operation is the same as the timer mode's.
Set the double-function port of CNTR2 pin and port P47 to input in this mode.
Figure 26 shows the timing chart of the timer/event counter mode.

## (3) Pulse output mode

## -Mode selection

This mode can be selected by setting "001" to the timer $Z$ operating mode bits (bits 2 to 0 ) and setting " 0 " to the timer/event counter mode switch bit (b7) of the timer $Z$ mode register (address 002A16).

## -Count source selection

In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/ $128,1 / 256,1 / 512$ or $1 / 1024$ of $f(X I N)$; or $f(X C I N)$ can be selected as the count source.
In low-speed mode, $1 / 2,1 / 4,1 / 8,1 / 16,1 / 32,1 / 64,1 / 128,1 / 256,1 /$ 512 or $1 / 1024$ of $f(\mathrm{XCIN})$; or $f(\mathrm{XCIN})$ can be selected as the count source.

## - Interrupt

The interrupt at an underflow is the same as the timer mode's.

## -Explanation of operation

The operation is the same as the timer mode's. Moreover the pulse which is inverted each time the timer underflows is output from CNTR2 pin. When the CNTR2 active edge switch bit (bit 5) of the timer Z mode register (address 002A16) is " 0 ", the output starts with " H " level. When it is " 1 ", the output starts with " L " level.

## -Precautions

The double-function port of CNTR2 pin and port P47 is automatically set to the timer pulse output port in this mode.
The output from CNTR2 pin is initialized to the level depending on CNTR2 active edge switch bit by writing to the timer.
When the value of the CNTR2 active edge switch bit is changed, the output level of CNTR2 pin is inverted.
Figure 27 shows the timing chart of the pulse output mode.

## (4) Pulse period measurement mode <br> -Mode selection

This mode can be selected by setting " 010 " to the timer Z operating mode bits (bits 2 to 0 ) and setting " 0 " to the timer/event counter mode switch bit (b7) of the timer $Z$ mode register (address 002A16).

## -Count source selection

In high- or middle-speed mode, $1 / 2,1 / 4,1 / 8,1 / 16,1 / 32,1 / 64$, $1 / 128,1 / 256,1 / 512$ or $1 / 1024$ of $f($ XIN $)$; or $f($ XCIN $)$ can be selected as the count source.
In low-speed mode, $1 / 2,1 / 4,1 / 8,1 / 16,1 / 32,1 / 64,1 / 128,1 / 256$, $1 / 512$ or $1 / 1024$ of $f(\mathrm{XCIN})$; or $f(\mathrm{XCIN})$ can be selected as the count source.

## OInterrupt

The interrupt at an underflow is the same as the timer mode's. When the pulse period measurement is completed, the INT4/ CNTR2 interrupt request bit (bit 5) of the interrupt request register 2 (address 003D16) is set to " 1 ".

## - Explanation of operation

The cycle of the pulse which is input from the CNTR2 pin is measured. When the CNTR2 active edge switch bit (bit 5) of the timer $Z$ mode register (address 002A16) is " 0 ", the timer counts during the term from one falling edge of CNTR2 pin input to the next falling edge. When it is " 1 ", the timer counts during the term from one rising edge input to the next rising edge input.
When the valid edge of measurement completion/start is detected, the 1's complement of the timer value is written to the timer latch and "FFFF16" is set to the timer.
Furthermore when the timer underflows, the timer $Z$ interrupt request occurs and "FFFF16" is set to the timer. When reading the timer $Z$, the value of the timer latch (measured value) is read. The measured value is retained until the next measurement completion.

## ■Precautions

Set the double-function port of CNTR2 pin and port P47 to input in this mode.
A read-out of timer value is impossible in this mode. The timer can be written to only during timer stop (no measurement of pulse period).
Since the timer latch in this mode is specialized for the read-out of measured values, do not perform any write operation during measurement.
"FFFF16" is set to the timer when the timer underflows or when the valid edge of measurement start/completion is detected. Consequently, the timer value at start of pulse period measurement depends on the timer value just before measurement start.
Figure 28 shows the timing chart of the pulse period measurement mode.

## (5) Pulse width measurement mode <br> -Mode selection

This mode can be selected by setting "011" to the timer Z operating mode bits (bits 2 to 0 ) and setting " 0 " to the timer/event counter mode switch bit (b7) of the timer $Z$ mode register (address 002A16).

## -Count source selection

In high- or middle-speed mode, $1 / 2,1 / 4,1 / 8,1 / 16,1 / 32,1 / 64$, $1 / 128,1 / 256,1 / 512$ or $1 / 1024$ of $f($ XIN $)$; or $f($ XCIN $)$ can be selected as the count source.
In low-speed mode, $1 / 2,1 / 4,1 / 8,1 / 16,1 / 32,1 / 64,1 / 128,1 / 256$, $1 / 512$ or $1 / 1024$ of $f(\mathrm{XCIN})$; or $f\left(\mathrm{XCIN}^{\prime}\right)$ can be selected as the count source.

## OInterrupt

The interrupt at an underflow is the same as the timer mode's. When the pulse widths measurement is completed, the INT4/ CNTR2 interrupt request bit (bit 5) of the interrupt request register 2 (address 003D16) is set to " 1 ".

## -Explanation of operation

The pulse width which is input from the CNTR2 pin is measured. When the CNTR2 active edge switch bit (bit 5) of the timer Z mode register (address 002A16) is " 0 ", the timer counts during the term from one rising edge input to the next falling edge input ("H" term). When it is " 1 ", the timer counts during the term from one falling edge of CNTR2 pin input to the next rising edge of input ("L" term). When the valid edge of measurement completion is detected, the 1 's complement of the timer value is written to the timer latch.
When the valid edge of measurement completion/start is detected, "FFFF16" is set to the timer.
When the timer $Z$ underflows, the timer $Z$ interrupt occurs and "FFFF16" is set to the timer $Z$. When reading the timer $Z$, the value of the timer latch (measured value) is read. The measured value is retained until the next measurement completion.

## ■Precautions

Set the double-function port of CNTR2 pin and port P47 to input in this mode.
A read-out of timer value is impossible in this mode. The timer can be written to only during timer stop (no measurement of pulse widths).
Since the timer latch in this mode is specialized for the read-out of measured values, do not perform any write operation during measurement.
"FFFF16" is set to the timer when the timer underflows or when the valid edge of measurement start/completion is detected. Consequently, the timer value at start of pulse width measurement depends on the timer value just before measurement start.
Figure 29 shows the timing chart of the pulse width measurement mode.

## (6) Programmable waveform generating mode -Mode selection

This mode can be selected by setting " 100 " to the timer $Z$ operating mode bits (bits 2 to 0 ) and setting " 0 " to the timer/event counter mode switch bit (b7) of the timer $Z$ mode register (address 002A16).

## -Count source selection

In high- or middle-speed mode, $1 / 2,1 / 4,1 / 8,1 / 16,1 / 32,1 / 64$, $1 / 128,1 / 256,1 / 512$ or $1 / 1024$ of $f($ XIN $)$; or $f(X \mathrm{XCIN})$ can be selected as the count source.
In low-speed mode, $1 / 2,1 / 4,1 / 8,1 / 16,1 / 32,1 / 64,1 / 128,1 / 256,1 /$ 512 or $1 / 1024$ of $f(\mathrm{XCIN})$; or $f(\mathrm{XCIN})$ can be selected as the count source.

## OInterrupt

The interrupt at an underflow is the same as the timer mode's.

## -Explanation of operation

The operation is the same as the timer mode's. Moreover the timer outputs the data set in the output level latch (bit 4) of the timer $Z$ mode register (address 002A16) from the CNTR2 pin each time the timer underflows.
Changing the value of the output level latch and the timer latch after an underflow makes it possible to output an optional waveform from the CNTR2 pin.

## ■Precautions

The double-function port of CNTR2 pin and port P47 is automatically set to the programmable waveform generating port in this mode.
Figure 30 shows the timing chart of the programmable waveform generating mode.

## (7) Programmable one-shot generating mode -Mode selection

This mode can be selected by setting " 101 " to the timer $Z$ operating mode bits (bits 2 to 0 ) and setting " 0 " to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16).

## -Count source selection

In high- or middle-speed mode, $1 / 2,1 / 4,1 / 8,1 / 16,1 / 32,1 / 64,1 /$ $128,1 / 256,1 / 512$ or $1 / 1024$ of $f($ XIN $)$; or $f($ XCIN $)$ can be selected as the count source.

## OInterrupt

The interrupt at an underflow is the same as the timer mode's.
The trigger to generate one-shot pulse can be selected by the INT1 active edge selection bit (bit 1) of the interrupt edge selection register (address 003A16). When it is " 0 ", the falling edge active is selected; when it is " 1 ", the rising edge active is selected.
When the valid edge of the INT1 pin is detected, the INT1 interrupt request bit (bit 1) of the interrupt request register 1 (address $003 \mathrm{C}_{16}$ ) is set to " 1 ".

## - Explanation of operation

"H" one-shot pulse; Bit 5 of timer Z mode register = "0"
The output level of the CNTR2 pin is initialized to "L" at mode selection. When trigger generation (input signal to $\mathrm{INT}_{1}$ pin) is detected, "H" is output from the CNTR2 pin. When an underflow occurs, " L " is output. The " H " one-shot pulse width is set by the setting value to the timer Z register low-order and high-order. When trigger generating is detected during timer count stop, although " H " is output from the CNTR2 pin, "H" output state continues because an underflow does not occur.
"L" one-shot pulse; Bit 5 of timer Z mode register = " 1 "
The output level of the CNTR2 pin is initialized to "H" at mode selection. When trigger generation (input signal to $\mathrm{INT}_{1}$ pin) is detected, " L " is output from the CNTR2 pin. When an underflow occurs, " H " is output. The " L " one-shot pulse width is set by the setting value to the timer Z low-order and high-order. When trigger generating is detected during timer count stop, although " L " is output from the CNTR2 pin, "L" output state continues because an underflow does not occur.

## $\square$ Precautions

Set the double-function port of INT1 pin and port P42 to input in this mode.
Set the double-function port of CNTR2 pin and port P22 is automatically set to the programmable one-shot generating port in this mode.
This mode cannot be used in low-speed mode.
If the value of the CNTR2 active edge switch bit is changed during one-shot generating enabled or generating one-shot pulse, then the output level from CNTR2 pin changes.
Figure 31 shows the timing chart of the programmable one-shot generating mode.

## -Notes regarding all modes

## -Timer Z write control

Which write control can be selected by the timer $Z$ write control bit (bit 3) of the timer $Z$ mode register (address 002A16), writing data to both the latch and the timer at the same time or writing data only to the latch.
When the operation "writing data only to the latch" is selected, the value is set to the timer latch by writing data to the address of timer $Z$ and the timer is updated at next underflow. After reset release, the operation "writing data to both the latch and the timer at the same time" is selected, and the value is set to both the latch and the timer at the same time by writing data to the address of timer Z.
In the case of writing data only to the latch, if writing data to the latch and an underflow are performed almost at the same time, the timer value may become undefined.

## - Timer Z read control

A read-out of timer value is impossible in pulse period measurement mode and pulse width measurement mode. In the other modes, a read-out of timer value is possible regardless of count operating or stopped.
However, a read-out of timer latch value is impossible.
-Switch of interrupt active edge of CNTR2 and INT1
Each interrupt active edge depends on setting of the CNTR2 active edge switch bit and the INT1 active edge selection bit.

## -Switch of count source

When switching the count source by the timer $Z$ count source selection bits, the value of timer count is altered in inconsiderable amount owing to generating of thin pulses on the count input signals.
Therefore, select the timer count source before setting the value to the prescaler and the timer.

## -Usage of CNTR2 pin as normal I/O port

To use the CNTR2 pin as normal I/O port P47, set timer Z operating mode bits (b2, b1, b0) of timer Z mode register (address 002A16) to "000".


Fig. 24 Block diagram of timer Z


Note: When selecting the modes except the timer/event counter mode, set " 0 " to this bit.

Fig. 25 Structure of timer Z mode register


TL : Value set to timer latch
TR : Timer interrupt request

Fig. 26 Timing chart of timer/event counter mode


TL : Value set to timer latch
TR : Timer interrupt request
CNTR2 : CNTR2 interrupt request
(CNTR2 active edge switch bit = " 0 "; Falling edge active)

Fig. 27 Timing chart of pulse output mode


Fig. 28 Timing chart of pulse period measurement mode (Measuring term between two rising edges)


Fig. 29 Timing chart of pulse width measurement mode (Measuring "L" term)


Fig. 30 Timing chart of programmable waveform generating mode


Fig. 31 Timing chart of programmable one-shot generating mode (" H " one-shot pulse generating)

## SERIAL INTERFACE

## Serial I/O1

Serial I/O1 can be used as either clock synchronous or asynchronous (UART) serial I/O1. A dedicated timer is also provided for baud rate generation.

## (1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O1 mode can be selected by setting the serial I/O1 mode selection bit of the serial I/O1 control register (bit 6 of address 001A16) to " 1 ".
For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the transmit/receive buffer register.


Fig. 32 Block diagram of clock synchronous serial I/O1


Fig. 33 Operation of clock synchronous serial I/O1

## (2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O1 mode selection bit of the serial I/O1 control register to " 0 ".
Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.
The transmit and receive shift registers each have a buffer, but the
two buffers have the same address in a memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register.
The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.


Fig. 34 Block diagram of UART serial I/O1


Fig. 35 Operation of UART serial I/O1

## [Serial I/O1 Control Register (SIO1CON)] 001A16

The serial I/O1 control register consists of eight control bits for the serial I/O1 function.

## [UART1 Control Register (UART1CON)] 001B16

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer, and one bit (bit 4) which is always valid and sets the output structure of the P45/TxD1 pin.

## [Serial I/O1 Status Register (SIO1STS)] 001916

The read-only serial I/O1 status register consists of seven flags (bits 0 to 6 ) which indicate the operating status of the serial I/O1 function and various errors.
Three of the flags (bits 4 to 6 ) are valid only in UART mode.
The receive buffer full flag (bit 1 ) is cleared to " 0 " when the receive buffer register is read.
If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O1 status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6 , respectively). Writing " 0 " to the serial I/O1 enable bit SIOE (bit 7 of the serial I/O1 control register) also clears all the status flags, including the error flags.
Bits 0 to 6 of the serial I/O1 status register are initialized to " 0 " at reset, but if the transmit enable bit (bit 4 ) of the serial I/O1 control register has been set to " 1 ", the transmit shift completion flag (bit 2 ) and the transmit buffer empty flag (bit 0 ) become " 1 ".

## [Transmit Buffer Register 1/Receive Buffer Register 1 (TB1/RB1)] 001816

The transmit buffer register 1 and the receive buffer register 1 are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is " 0 ".

## [Baud Rate Generator 1 (BRG1)] 001C16

The baud rate generator determines the baud rate for serial transfer.
The baud rate generator divides the frequency of the count source by $1 /(n+1)$, where $n$ is the value written to the baud rate generator.


1: $\mathrm{f}(\mathrm{XIN}) / 4(\mathrm{f}(\mathrm{XCIN}) / 4$ in low-speed mode)
Serial I/O1 synchronous clock selection bit (SCS)
0 : BRG output divided by 4 when clock synchronous serial I/O is selected, BRG output divided by 16 when UART is selected.
1: External clock input when clock synchronous serial I/O is selected, external clock input divided by 16 when UART is selected.

SRDY1 output enable bit (SRDY)
0: P47 pin operates as normal I/O pin
1: P47 pin operates as SRDY1 output pin
Transmit interrupt source selection bit (TIC)
0 : Interrupt when transmit buffer has emptied
1: Interrupt when transmit shift operation is completed
Transmit enable bit (TE)
0 : Transmit disabled
1: Transmit enabled
Receive enable bit (RE)
0: Receive disabled
1: Receive enabled
Serial I/O1 mode selection bit (SIOM)
0: Clock asynchronous (UART) serial I/O
1: Clock synchronous serial I/O
Serial I/O1 enable bit (SIOE)
0 : Serial I/O1 disabled
(pins P44 to P47 operate as normal I/O pins)
1: Serial I/O1 enabled (pins P44 to P47 operate as serial I/O pins)


UART1 control register
(UART1CON : address 001B16)

- Character length selection bit (CHAS)

0: 8 bits
1: 7 bits
Parity enable bit (PARE)
0 : Parity checking disabled
1: Parity checking enabled
Parity selection bit (PARS)
0 : Even parity
1: Odd parity
Stop bit length selection bit (STPS)
0: 1 stop bit
1: 2 stop bits
P45/TxD1 P-channel output disable bit (POFF)
0 : CMOS output (in output mode)
1: N -channel open drain output (in output mode)
Not used (return " 1 " when read)

Fig. 36 Structure of serial I/O1 control registers

## Notes concerning serial I/O1

## 1. Notes when selecting clock synchronous serial I/O <br> 1.1 Stop of transmission operation <br> - Note

Clear the serial I/O1 enable bit and the transmit enable bit to "0" (serial I/O and transmit disabled).

## - Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to " 0 " (serial I/O disabled), the internal transmission is running (in this case, since pins TxD1, RxD1, ScLk1, and SRDY1 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to " 1 " at this time, the data during internally shifting is output to the TxD1 pin and an operation failure occurs.

### 1.2 Stop of receive operation

## - Note

Clear the receive enable bit to " 0 " (receive disabled), or clear the serial I/O1 enable bit to "0" (serial I/O disabled).

### 1.3 Stop of transmit/receive operation

## - Note

Clear both the transmit enable bit and receive enable bit to " 0 " (transmit and receive disabled).
(when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

## - Reason

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.
In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to " 0 " (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/O1 enable bit to "0" (serial I/O disabled) (refer to 1.1).

## 2. Notes when selecting clock asynchronous serial I/O <br> 2.1 Stop of transmission operation <br> - Note

Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/O1 enable bit to "0".

## - Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to " 0 " (serial I/O disabled), the internal transmission is running (in this case, since pins TxD1, RxD1, ScLK1, and SRDY1 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to " 1 " at this time, the data during internally shifting is output to the TxD1 pin and an operation failure occurs.

### 2.2 Stop of receive operation <br> - Note

Clear the receive enable bit to " 0 " (receive disabled).

### 2.3 Stop of transmit/receive operation <br> - Note 1 (only transmission operation is stopped)

Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/O1 enable bit to "0".

## - Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD1, RxD1, ScLK1, and $\overline{\text { SRDY1 }}$ function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to " 1 " at this time, the data during internally shifting is output to the TxD1 pin and an operation failure occurs.

- Note 2 (only receive operation is stopped)

Clear the receive enable bit to " 0 " (receive disabled).

## 3. SRDY1 output of reception side

## - Note

When signals are output from the $\overline{\text { SRDY1 }}$ pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the $\overline{\text { SRDY1 }}$ output enable bit, and the transmit enable bit to "1" (transmit enabled).

## 4. Setting serial I/O1 control register again <br> - Note

Set the serial I/O1 control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to " 0 ."


## 5. Data transmission control with referring to transmit shift register completion flag

## - Note

After the transmit data is written to the transmit buffer register, the transmit shift register completion flag changes from " 1 " to " 0 " with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.

## 6. Transmission control when external clock is selected

## - Note

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to " 1 " at "H" of the ScLK1 input level. Also, write data to the transmit buffer register at " H " of the ScLK1 input level.

## 7. Transmit interrupt request when transmit enable bit is set - Note

When using the transmit interrupt, take the following sequence.
(1) Set the serial I/O1 transmit interrupt enable bit to "0" (disabled).
(2) Set the transmit enable bit to "1".
(3) Set the serial I/O1 transmit interrupt request bit to "0" after 1 or more instruction has executed.
(4) Set the serial I/O1 transmit interrupt enable bit to "1" (enabled).

## - Reason

When the transmit enable bit is set to " 1 ", the transmit buffer empty flag and the transmit shift register shift completion flag are also set to "1". Therefore, regardless of selecting which timing for the generating of transmit interrupts, the interrupt request is generated and the transmit interrupt request bit is set at this point.

## Serial I/O2

The serial I/O2 function can be used only for clock synchronous serial I/O2.
For clock synchronous serial I/O2, the transmitter and the receiver must use the same clock. If the internal clock is used, transfer is started by a write signal to the serial I/O2 register.

## [Serial I/O2 Control Register (SIO2CON)] 001D16

The serial I/O2 control register contains eight bits which control various serial I/O2 functions.


Fig. 37 Structure of serial I/O2 control register


Fig. 38 Block diagram of serial I/O2


Fig. 39 Timing of serial I/O2

## Serial I/O3

Serial I/O3 can be used as either clock synchronous or asynchronous (UART) serial I/O3. A dedicated timer is also provided for baud rate generation.

## (1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O3 mode can be selected by setting the serial I/O3 mode selection bit of the serial I/O3 control register (bit 6 of address 003216) to "1".
For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the transmit/receive buffer register.


Fig. 40 Block diagram of clock synchronous serial I/O3


Fig. 41 Operation of clock synchronous serial I/O3

## (2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O3 mode selection bit of the serial I/O3 control register to " 0 ".
Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.
The transmit and receive shift registers each have a buffer, but the
two buffers have the same address in a memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register.
The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.


Fig. 42 Block diagram of UART serial I/O3


Fig. 43 Operation of UART serial I/O3

## [Serial I/O3 Control Register (SIO3CON)] 003216

The serial I/O3 control register consists of eight control bits for the serial I/O3 function.

## [UART3 Control Register (UART3CON)] 003316

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer, and one bit (bit 4) which is always valid and sets the output structure of the $\mathrm{P} 35 / \mathrm{TxD} 3$ pin.

## [Serial I/O3 Status Register (SIO3STS)] 003116

The read-only serial I/O3 status register consists of seven flags (bits 0 to 6 ) which indicate the operating status of the serial I/O3 function and various errors.
Three of the flags (bits 4 to 6 ) are valid only in UART mode.
The receive buffer full flag (bit 1 ) is cleared to " 0 " when the receive buffer register is read.
If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O3 status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6 , respectively). Writing "0" to the serial I/O3 enable bit SIOE (bit 7 of the serial I/O3 control register) also clears all the status flags, including the error flags.
Bits 0 to 6 of the serial I/O3 status register are initialized to " 0 " at reset, but if the transmit enable bit (bit 4) of the serial I/O3 control register has been set to " 1 ", the transmit shift completion flag (bit 2 ) and the transmit buffer empty flag (bit 0 ) become " 1 ".

## [Transmit Buffer Register 3/Receive Buffer Register 3 (TB3/RB3)] 003016

The transmit buffer register 3 and the receive buffer register 3 are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is " 0 ".

## [Baud Rate Generator 3 (BRG3)] 002F16

The baud rate generator determines the baud rate for serial transfer.
The baud rate generator divides the frequency of the count source by $1 /(n+1)$, where $n$ is the value written to the baud rate generator.




Fig. 44 Structure of serial I/O3 control registers

## Notes concerning serial I/O3

## 1. Notes when selecting clock synchronous serial I/O <br> 1.1 Stop of transmission operation <br> - Note

Clear the serial I/O3 enable bit and the transmit enable bit to "0" (serial I/O and transmit disabled).

## - Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O3 enable bit is cleared to " 0 " (serial I/O disabled), the internal transmission is running (in this case, since pins TxD3, RxD3, Sclk3, and SRDY3 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O enable bit is set to " 1 " at this time, the data during internally shifting is output to the TxD3 pin and an operation failure occurs.

### 1.2 Stop of receive operation

## - Note

Clear the receive enable bit to " 0 " (receive disabled), or clear the serial I/O3 enable bit to " 0 " (serial I/O disabled).

### 1.3 Stop of transmit/receive operation

## - Note

Clear both the transmit enable bit and receive enable bit to " 0 " (transmit and receive disabled).
(when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

## - Reason

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.
In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to "0" (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/O3 enable bit to "0" (serial I/O disabled) (refer to 1.1).

## 2. Notes when selecting clock asynchronous serial I/O <br> 2.1 Stop of transmission operation <br> - Note

Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/O3 enable bit to " 0 ".

## - Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O3 enable bit is cleared to " 0 " (serial I/O disabled), the internal transmission is running (in this case, since pins TxD3, RxD3, Sclk3, and SrDY3 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O3 enable bit is set to " 1 " at this time, the data during internally shifting is output to the TXD3 pin and an operation failure occurs.

### 2.2 Stop of receive operation <br> - Note

Clear the receive enable bit to " 0 " (receive disabled).

### 2.3 Stop of transmit/receive operation <br> - Note 1 (only transmission operation is stopped)

Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/O3 enable bit to " 0 ".

## - Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O3 enable bit is cleared to " 0 " (serial I/O disabled), the internal transmission is running (in this case, since pins TxD3, R×D3, ScLK3, and $\overline{\text { SRDY3 }}$ function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O3 enable bit is set to " 1 " at this time, the data during internally shifting is output to the TxD3 pin and an operation failure occurs.

- Note 2 (only receive operation is stopped)

Clear the receive enable bit to "0" (receive disabled).

## 3. SRDY3 output of reception side

## - Note

When signals are output from the $\overline{\text { SRDY3 }}$ pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the $\overline{\mathrm{SRDY} 3}$ output enable bit, and the transmit enable bit to "1" (transmit enabled).

## 4. Setting serial I/O3 control register again <br> - Note

Set the serial I/O3 control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to " 0 ."


## 5. Data transmission control with referring to transmit shift register completion flag

## - Note

After the transmit data is written to the transmit buffer register, the transmit shift register completion flag changes from " 1 " to " 0 " with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.

## 6. Transmission control when external clock is selected

- Note

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to "1" at "H" of the Sclk3 input level. Also, write data to the transmit buffer register at " H " of the Sclk input level.

## 7. Transmit interrupt request when transmit enable bit is set - Note

When using the transmit interrupt, take the following sequence.
(1) Set the serial I/O3 transmit interrupt enable bit to "0" (disabled).
(2) Set the transmit enable bit to " 1 ".
(3) Set the serial I/O3 transmit interrupt request bit to " 0 " after 1 or more instruction has executed.
(4) Set the serial I/O3 transmit interrupt enable bit to "1" (enabled).

## - Reason

When the transmit enable bit is set to " 1 ", the transmit buffer empty flag and the transmit shift register shift completion flag are also set to " 1 ". Therefore, regardless of selecting which timing for the generating of transmit interrupts, the interrupt request is generated and the transmit interrupt request bit is set at this point.

## PULSE WIDTH MODULATION (PWM)

The 3804 group (Spec. H) has PWM functions with an 8-bit resolution, based on a signal that is the clock input XIN or that clock input divided by 2 or the clock input XCIN or that clock input divided by 2 in low-speed mode.

## Data Setting

The PWM output pin also functions as port P56. Set the PWM period by the PWM prescaler, and set the "H" term of output pulse by the PWM register.
If the value in the PWM prescaler is $n$ and the value in the PWM register is $m$ (where $n=0$ to 255 and $m=0$ to 255) :
PWM period $=255 \times(n+1) / f(X I N)$

$$
=31.875 \times(n+1) \mu \mathrm{s}(\text { when } f(X I N)=8 M H z)
$$

Output pulse "H" term $=$ PWM period $\times \mathrm{m} / 255$

$$
\begin{aligned}
= & 0.125 \times(\mathrm{n}+1) \times \mathrm{m} \mu \mathrm{~s} \\
& (\text { when } \mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz})
\end{aligned}
$$

## PWM Operation

When bit 0 (PWM enable bit) of the PWM control register is set to "1", operation starts by initializing the PWM output circuit, and pulses are output starting at an "H".
If the PWM register or PWM prescaler is updated during PWM output, the pulses will change in the cycle after the one in which the change was made.


Fig. 45 Timing of PWM period


Fig. 46 Block diagram of PWM function


Fig. 47 Structure of PWM control register


Fig. 48 PWM output timing when PWM register or PWM prescaler is changed

## A/D CONVERTER <br> [AD Conversion Register 1, 2 (AD1, AD2)] 003516, 003816

The AD conversion register is a read-only register that stores the result of an $A / D$ conversion. When reading this register during an $A / D$ conversion, the previous conversion result is read.
Bit 7 of the AD conversion register 2 is the conversion mode selection bit. When this bit is set to " 0 ," the $\mathrm{A} / \mathrm{D}$ converter becomes the 10 -bit $A / D$ mode. When this bit is set to " 1, " that becomes the 8 -bit A/D mode. The conversion result of the 8 -bit A/D mode is stored in the AD conversion register 1 . As for 10 -bit A/D mode, not only 10 -bit reading but also only high-order 8 -bit reading of conversion result can be performed by selecting the reading procedure of the AD conversion registers 1,2 after A/D conversion is completed (in Figure 50).
As for 10 -bit A/D mode, the 8 -bit reading inclined to MSB is performed when reading the AD converter register 1 after A/D conversion is started; and when the AD converter register 1 is read after reading the AD converter register 2 , the 8 -bit reading inclined to LSB is performed.

## [AD/DA Control Register (ADCON)] 003416

The AD/DA control register controls the A/D conversion process. Bits 0 to 2 and bit 4 select a specific analog input pin. Bit 3 signals the completion of an $A / D$ conversion. The value of this bit remains at " 0 " during an A/D conversion, and changes to " 1 " when an A/D conversion ends. Writing " 0 " to this bit starts the $A / D$ conversion.

## Comparison Voltage Generator

The comparison voltage generator divides the voltage between VREF and AVSS into 1024, and that outputs the comparison voltage in the 10 -bit A/D mode ( 256 division in 8 -bit A/D mode).
The A/D converter successively compares the comparison voltage Vref in each mode, dividing the VREF voltage (see below), with the input voltage.
-10-bit A/D mode (10-bit reading)

$$
\text { Vref }=\frac{\text { VREF }}{1024} \times n(n=0-1023)
$$

-10-bit A/D mode (8-bit reading)

$$
\text { Vref }=\frac{\text { VREF }}{256} \times n(\mathrm{n}=0-255)
$$

-8-bit A/D mode
$\left.\begin{array}{rl}\text { Vref } & =\frac{\text { VREF }}{256} \times(\mathrm{n}-0.5) \\ & (\mathrm{n}\end{array}=1-255\right)$

## Channel Selector

The channel selector selects one of ports P67/AN7 to P60/ANo or $\mathrm{P} 07 / \mathrm{AN} 15$ to $\mathrm{P} 00 / \mathrm{AN} 8$, and inputs the voltage to the comparator.

## Comparator and Control Circuit

The comparator and control circuit compares an analog input voltage with the comparison voltage, and then stores the result in the AD conversion registers 1,2 . When an A/D conversion is completed, the control circuit sets the $A D$ conversion completion bit and the AD interrupt request bit to " 1 ".
Note that because the comparator consists of a capacitor coupling, set $\mathrm{f}(\mathrm{XIN})$ to 500 kHz or more during an A/D conversion.


Fig. 49 Structure of AD/DA control register

10-bit reading
(Read address 003816 before 003516)
AD conversion register 2
(AD2: address 003816)

(AD1: address 003516)
Note : Bits 2 to 6 of address 003816 become " 0 " at reading.

8 -bit reading
(Read only address 003516)
AD conversion register 1
(AD1: address 003516)


Fig. 50 Structure of 10-bit A/D mode reading


Fig. 51 Block diagram of A/D converter

## D/A CONVERTER

The 3804 group (Spec. H) has two internal D/A converters (DA1 and DA2) with 8-bit resolution.
The D/A conversion is performed by setting the value in each DA conversion register. The result of D/A conversion is output from the DA1 or DA2 pin by setting the DA output enable bit to " 1 ".
When using the D/A converter, the corresponding port direction register bit (P30/DA1 or P31/DA2) must be set to "0" (input status). The output analog voltage V is determined by the value n (decimal notation) in the DA conversion register as follows:
$\mathrm{V}=\mathrm{VREF} \times \mathrm{n} / 256$ ( $\mathrm{n}=0$ to 255 )
Where VREF is the reference voltage.

At reset, the DA conversion registers are cleared to " 0016 ", and the DA output enable bits are cleared to "0", and the P30/DA1 and P31/DA2 pins become high impedance.
The DA output does not have buffers. Accordingly, connect an external buffer when driving a low-impedance load.


Fig. 52 Block diagram of D/A converter


Fig. 53 Equivalent connection circuit of D/A converter (DA1)

## WATCHDOG TIMER

The watchdog timer gives a mean of returning to the reset status when a program cannot run on a normal loop (for example, because of a software run-away). The watchdog timer consists of an 8 -bit watchdog timer L and an 8-bit watchdog timer H .

## Watchdog Timer Initial Value

Watchdog timer L is set to "FF16" and watchdog timer H is set to "FF16" by writing to the watchdog timer control register (address 001E16) or at a reset. Any write instruction that causes a write signal can be used, such as the STA, LDM, CLB, etc. Data can only be written to bits 6 and 7 of the watchdog timer control register. Regardless of the value written to bits 0 to 5 , the above-mentioned value will be set to each timer.

## Watchdog Timer Operations

The watchdog timer stops at reset and a countdown is started by the writing to the watchdog timer control register. An internal reset occurs when watchdog timer H underflows. The reset is released after its release time. After the release, the program is restarted from the reset vector address. Usually, write to the watchdog timer control register by software before an underflow of the watchdog timer H . The watchdog timer does not function if the watchdog timer control register is not written to at least once.

When bit 6 of the watchdog timer control register is kept at " 0 ", the STP instruction is enabled. When that is executed, both the clock and the watchdog timer stop. Count re-starts at the same time as the release of stop mode (Note). The watchdog timer does not stop while a WIT instruction is executed. In addition, the STP instruction is disabled by writing " 1 " to this bit again. When the STP instruction is executed at this time, it is processed as an undefined instruction, and an internal reset occurs. Once a "1" is written to this bit, it cannot be programmed to " 0 " again.
The following shows the period between the write execution to the watchdog timer control register and the underflow of watchdog timer H.

Bit 7 of the watchdog timer control register is " 0 ":
when $\mathrm{XCIN}=32.768 \mathrm{kHz} ; 32 \mathrm{~s}$
when XIN = $16 \mathrm{MHz} ; 65.536 \mathrm{~ms}$

Bit 7 of the watchdog timer control register is " 1 ":
when $\mathrm{XCIN}=32.768 \mathrm{kHz} ; 125 \mathrm{~ms}$
when XIN = $16 \mathrm{MHz} ; 256 \mu \mathrm{~s}$

Note: The watchdog timer continues to count even while waiting for a stop release. Therefore, make sure that watchdog timer H does not underflow during this period.


Fig. 54 Block diagram of Watchdog timer


Fig. 55 Structure of Watchdog timer control register

## MULTI-MASTER I ${ }^{2} \mathrm{C}$-BUS INTERFACE

The 3804 group (Spec. H) has the multi-master $I^{2} \mathrm{C}$-BUS interface. The multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface is a serial communications circuit, conforming to the Philips $\mathrm{I}^{2} \mathrm{C}$-BUS data transfer format. This interface, offering both arbitration lost detection and a synchronous functions, is useful for the multi-master serial communications.
Figure 56 shows a block diagram of the multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface and Table 7 lists the multi-master $I^{2} \mathrm{C}$-BUS interface functions.
This multi-master $I^{2} \mathrm{C}$-BUS interface consists of the $\mathrm{I}^{2} \mathrm{C}$ slave address registers 0 to 2 , the $I^{2} \mathrm{C}$ data shift register, the $\mathrm{I}^{2} \mathrm{C}$ clock control register, the ${ }^{2} \mathrm{C}$ control register, the $\mathrm{I}^{2} \mathrm{C}$ status register, the $I^{2} \mathrm{C}$ START/STOP condition control register, the $\mathrm{I}^{2} \mathrm{C}$ special mode control register, the $\mathrm{I}^{2} \mathrm{C}$ special mode status register, and other control circuits.
When using the multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface, set 1 MHz or more to the internal clock $\phi$.

Table 7 Multi-master $1^{2} \mathrm{C}$-BUS interface functions

| Item | Function |
| :---: | :--- |
|  | In conformity with Philips $\mathrm{I}^{2} \mathrm{C}$-BUS <br> standard: <br> 10-bit addressing format <br> Format <br> -bit addressing format <br> High-speed clock mode <br> Standard clock mode |
| In conformity with Philips $\mathrm{I}^{2} \mathrm{C}-\mathrm{BUS}$ <br> standard: <br> Master transmission <br> Communication mode <br>  <br> Master reception <br> Slave transmission <br> Slave reception |  |
|  | 16.1 kHz to 400 kHz (at $\phi=4 \mathrm{MHz})$ |

System clock $\phi=f($ XIN $) / 2$ (high-speed mode) $\phi=\mathrm{f}(\mathrm{XIN}) / 8$ (middle-speed mode)


Fig. 56 Block diagram of multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface

* : Purchase of MITSUBISHI ELECTRIC CORPORATIONS $I^{2} \mathrm{C}$ components conveys a license under the Philips $\mathrm{I}^{2} \mathrm{C}$ Patent Rights to use these components an $\mathrm{I}^{2} \mathrm{C}$ system, provided that the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ Standard Specification as defined by Philips.


## [ ${ }^{2} \mathrm{C}$ Data Shift Register (SO)] 001116

The $I^{2} \mathrm{C}$ data shift register (S0: address 001116) is an 8-bit shift register to store receive data and write transmit data.
When transmit data is written into this register, it is transferred to the outside from bit 7 in synchronization with the SCL, and each time one-bit data is output, the data of this register are shifted by one bit to the left. When data is received, it is input to this register from bit 0 in synchronization with the SCL, and each time one-bit data is input, the data of this register are shifted by one bit to the left. The minimum 2 cycles of the internal clock $\phi$ are required from the rising of the SCL until input to this register.
The $I^{2} \mathrm{C}$ data shift register is in a write enable status only when the $\mathrm{I}^{2} \mathrm{C}$-BUS interface enable bit (ESO bit) of the $\mathrm{I}^{2} \mathrm{C}$ control register (S1D: address 001416) is "1". The bit counter is reset by a write instruction to the $I^{2} \mathrm{C}$ data shift register. When both the ESO bit and the MST bit of the $\mathrm{I}^{2} \mathrm{C}$ status register (S1: address 001316) are " 1 ," the SCL is output by a write instruction to the $\mathrm{I}^{2} \mathrm{C}$ data shift register. Reading data from the $I^{2} \mathrm{C}$ data shift register is always enabled regardless of the ESO bit value.

## [ ${ }^{2}$ CSlave Address Registers 0 to 2 (SODO to SOD2)] OFF716 to 0FF916

The $I^{2} \mathrm{C}$ slave address registers 0 to 2 (SOD0 to S0D2: addresses 0FF716 to 0FF916) consists of a 7-bit slave address and a read/ $\overline{\text { write }}$ bit. In the addressing mode, the slave address written in this register is compared with the address data to be received immediately after the START condition is detected.

## -Bit 0: Read/write bit (RWB)

This is not used in the 7 -bit addressing mode. In the 10 -bit addressing mode, set RWB to " 0 " because the first address data to be received is compared with the contents (SAD6 to SAD0 + RWB) of the $\mathrm{I}^{2} \mathrm{C}$ slave address registers 0 to 2 .
When 2-byte address data match slave address, a 7-bit slave address which is received after restart condition has detected and R/W data can be matched by setting " 1 " to RWB with software. The RWB is cleared to " 0 " automatically when the stop condition is detected.
-Bits 1 to 7: Slave address (SAD0-SAD6)
These bits store slave addresses. Regardless of the 7-bit addressing mode or the 10 -bit addressing mode, the address data transmitted from the master is compared with these bits' contents.


Fig. 57 Structure of $\mathrm{I}^{2} \mathrm{C}$ slave address registers 0 to 2

## [ ${ }^{2}$ C Clock Control Register (S2)] 001516

The I ${ }^{2} \mathrm{C}$ clock control register (S2: address 001516) is used to set ACK control, SCL mode and SCL frequency.
-Bits 0 to 4: SCL frequency control bits (CCR0-CCR4)
These bits control the SCL frequency. Refer to Table 8.
-Bit 5: SCL mode specification bit (FAST MODE)
This bit specifies the SCL mode. When this bit is set to " 0 ," the standard clock mode is selected. When the bit is set to "1," the high-speed clock mode is selected.
When connecting the bus of the high-speed mode $\mathrm{I}^{2} \mathrm{C}$ bus standard (maximum $400 \mathrm{kbits} / \mathrm{s}$ ), use 8 MHz or more oscillation frequency $f($ XIN ) in the high-speed mode (2 division clock).

## -Bit 6: ACK bit (ACK BIT)

This bit sets the SDA status when an ACK clock* is generated. When this bit is set to " 0 ," the ACK return mode is selected and SDA goes to " L " at the occurrence of an ACK clock. When the bit is set to " 1, " the ACK non-return mode is selected. The SDA is held in the "H" status at the occurrence of an ACK clock.
However, when the slave address agree with the address data in the reception of address data at ACK BIT $=$ " 0 ," the SDA is automatically made " $L$ " (ACK is returned). If there is a disagreement between the slave address and the address data, the SDA is automatically made " H " (ACK is not returned).
*ACK clock: Clock for acknowledgment

## -Bit 7: ACK clock bit (ACK)

This bit specifies the mode of acknowledgment which is an acknowledgment response of data transfer. When this bit is set to " 0 ," the no ACK clock mode is selected. In this case, no ACK clock occurs after data transmission. When the bit is set to " 1, " the ACK clock mode is selected and the master generates an ACK clock each completion of each 1-byte data transfer. The device for transmitting address data and control data releases the SDA at the occurrence of an ACK clock (makes SDA " H ") and receives the ACK bit generated by the data receiving device.

Note: Do not write data into the $\mathrm{I}^{2} \mathrm{C}$ clock control register during transfer. If data is written during transfer, the $\mathrm{I}^{2} \mathrm{C}$ clock generator is reset, so that data cannot be transferred normally.


Fig. 58 Structure of $\mathrm{I}^{2} \mathrm{C}$ clock control register
Table 8 Set values of $\mathrm{I}^{2} \mathrm{C}$ clock control register and SCL frequency

| Setting value of <br> CCR4-CCR0 |  |  |  |  | SCL frequency <br> (at $\phi=4 \mathrm{MHz}$, unit $: \mathrm{kHz}$ ) (Note 1) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CCR4 | CCR3 | CCR2 | CCR1 | CCR0 | Standard clock <br> mode | High-speed clock <br> mode |
| 0 | 0 | 0 | 0 | 0 | Setting disabled | Setting disabled |
| 0 | 0 | 0 | 0 | 1 | Setting disabled | Setting disabled |
| 0 | 0 | 0 | 1 | 0 | Setting disabled | Setting disabled |
| 0 | 0 | 0 | 1 | 1 | - (Note 2) | 333 |
| 0 | 0 | 1 | 0 | 0 | - (Note 2) | 250 |
| 0 | 0 | 1 | 0 | 1 | 100 | 400 (Note 3) |
| 0 | 0 | 1 | 1 | 0 | 83.3 | 166 |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $500 /$ CCR value <br> (Note 3) | $1000 / C C R ~ v a l u e ~$ <br> (Note 3) |
| 1 | 1 | 1 | 0 | 1 | 17.2 | 34.5 |
| 1 | 1 | 1 | 1 | 0 | 16.6 | 33.3 |
| 1 | 1 | 1 | 1 | 1 | 16.1 | 32.3 |

Notes 1: Duty of SCL output is $50 \%$. The duty becomes 35 to $45 \%$ only when the high-speed clock mode is selected and CCR value $=5$ ( 400 kHz , at $\phi=4 \mathrm{MHz}$ ). "H" duration of the clock fluctuates from -4 to +2 machine cycles in the standard clock mode, and fluctuates from -2 to +2 machine cycles in the high-speed clock mode. In the case of negative fluctuation, the frequency does not increase because " L " duration is extended instead of " H " duration reduction.
These are values when SCL synchronization by the synchronous function is not performed. CCR value is the decimal notation value of the SCL frequency control bits CCR4 to CCRO.
2: Each value of SCL frequency exceeds the limit at $\phi=4 \mathrm{MHz}$ or more. When using these setting value, use $\phi$ of 4 MHz or less.
3: The data formula of SCL frequency is described below: $\phi /(8 \times$ CCR value) Standard clock mode $\phi /(4 \times$ CCR value) High-speed clock mode (CCR value $\neq 5)$ $\phi /(2 \times C C R$ value) High-speed clock mode (CCR value $=5)$ Do not set 0 to 2 as CCR value regardless of $\phi$ frequency. Set 100 kHz (max.) in the standard clock mode and 400 kHz (max.) in the high-speed clock mode to the SCL frequency by setting the SCL frequency control bits CCR4 to CCRO.

## [ ${ }^{2}$ C Control Register (S1D)] 001416

The ${ }^{2} \mathrm{C}$ control register (S1D: address 001416) controls data communication format.

## -Bits 0 to 2: Bit counter (BC0-BC2)

These bits decide the number of bits for the next 1-byte data to be transmitted. The $\mathrm{I}^{2} \mathrm{C}$ interrupt request signal occurs immediately after the number of count specified with these bits (ACK clock is added to the number of count when ACK clock is selected by ACK clock bit (bit 7 of S2, address 001516) have been transferred, and BC 0 to BC 2 are returned to " 0002 ".
Also when a START condition is received, these bits become " 0002 " and the address data is always transmitted and received in 8 bits.
-Bit 3: $\mathrm{I}^{2} \mathrm{C}$ interface enable bit (ESO)
This bit enables to use the multi-master $I^{2} \mathrm{C}$-BUS interface. When this bit is set to " 0 ," the use disable status is provided, so that the SDA and the SCL become high-impedance. When the bit is set to " 1 ," use of the interface is enabled.
When ESO = " 0 ," the following is performed.

- $\mathrm{PIN}=" 1, " \mathrm{BB}=" 0$ " and $\mathrm{AL}=" 0$ " are set (which are bits of the $\mathrm{I}^{2} \mathrm{C}$ status register, S1, at address 001316 ).
-Writing data to the $\mathrm{I}^{2} \mathrm{C}$ data shift register ( SO : address 001116 ) is disabled.


## -Bit 4: Data format selection bit (ALS)

This bit decides whether or not to recognize slave addresses. When this bit is set to " 0 ," the addressing format is selected, so that address data is recognized. When a match is found between a slave address and address data as a result of comparison or when a general call (refer to " ${ }^{2}$ C Status Register," bit 1 ) is received, transfer processing can be performed. When this bit is set to " 1, " the free data format is selected, so that slave addresses are not recognized.

## -Bit 5: Addressing format selection bit (10BIT SAD)

This bit selects a slave address specification format. When this bit is set to " 0 ," the 7 -bit addressing format is selected. In this case, only the high-order 7 bits (slave address) of the $\mathrm{I}^{2} \mathrm{C}$ slave address registers 0 to 2 are compared with address data. When this bit is set to " 1, " the 10 -bit addressing format is selected, and all the bits of the $I^{2} \mathrm{C}$ slave address registers 0 to 2 are compared with address data.
-Bit 7: $I^{2} \mathrm{C}$-BUS interface pin input level selection bit (TISS)
This bit selects the input level of the SCL and SDA pins of the multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface.


Fig. 59 Structure of $I^{2} C$ control register

## [ ${ }^{2} \mathrm{C}$ Status Register (S1)] 001316

The $\mathrm{I}^{2} \mathrm{C}$ status register ( S 1 : address 001316 ) controls the $\mathrm{I}^{2} \mathrm{C}$-BUS interface status. The low-order 4 bits are read-only bits and the high-order 4 bits can be read out and written to.
Set " 00002 " to the low-order 4 bits, because these bits become the reserved bits at writing.

## -Bit 0: Last receive bit (LRB)

This bit stores the last bit value of received data and can also be used for ACK receive confirmation. If ACK is returned when an ACK clock occurs, the LRB bit is set to " 0 ." If ACK is not returned, this bit is set to "1." Except in the ACK mode, the last bit value of received data is input. The state of this bit is changed from " 1 " to " 0 " by executing a write instruction to the $\mathrm{I}^{2} \mathrm{C}$ data shift register (SO: address 001116).
-Bit 1: General call detecting flag (ADO)
When the ALS bit is " 0 ", this bit is set to " 1 " when a general call* whose address data is all " 0 " is received in the slave mode. By a general call of the master device, every slave device receives control data after the general call. The ADO bit is set to "0" by detecting the STOP condition or START condition, or reset.
*General call: The master transmits the general call address "0016" to all slaves.

## -Bit 2: Slave address comparison flag (AAS)

This flag indicates a comparison result of address data when the ALS bit is " 0 ".
(1) In the slave receive mode, when the 7-bit addressing format is selected, this bit is set to " 1 " in one of the following conditions:

- The address data immediately after occurrence of a START condition agrees with the slave address stored in the high-order 7 bits of the $\mathrm{I}^{2} \mathrm{C}$ slave address register.
- A general call is received.
(2) In the slave receive mode, when the 10-bit addressing format is selected, this bit is set to " 1 " with the following condition:
-When the address data is compared with the $I^{2} C$ slave address register ( 8 bits consisting of slave address and RWB bit), the first bytes agree.
(3) This bit is set to " 0 " by executing a write instruction to the $\mathrm{I}^{2} \mathrm{C}$ data shift register (S0: address 001116) when ESO is set to " 1 " or reset.


## -Bit 3: Arbitration lost* detecting flag (AL)

In the master transmission mode, when the SDA is made "L" by any other device, arbitration is judged to have been lost, so that this bit is set to " 1 ." At the same time, the TRX bit is set to " 0 ," so that immediately after transmission of the byte whose arbitration was lost is completed, the MST bit is set to " 0 ." The arbitration lost can be detected only in the master transmission mode. When arbitration is lost during slave address transmission, the TRX bit is set to " 0 " and the reception mode is set. Consequently, it becomes possible to detect the agreement of its own slave address and address data transmitted by another master device.

The AL bit is set to " 0 " in one of the following conditions:
-Executing a write instruction to the $\mathrm{I}^{2} \mathrm{C}$ data shift register (SO: address 001116)
-When the ES0 bit is " 0 "
-At reset
*Arbitration lost :The status in which communication as a master is disabled.

## -Bit 4: SCL pin low hold bit (PIN)

This bit generates an interrupt request signal. Each time 1-byte data is transmitted, the PIN bit changes from " 1 " to " 0 ." At the same time, an interrupt request signal occurs to the CPU. The PIN bit is set to " 0 " in synchronization with a falling of the last clock (including the ACK clock) of an internal clock and an interrupt request signal occurs in synchronization with a falling of the PIN bit. When the PIN bit is " 0 ," the SCL is kept in the " 0 " state and clock generation is disabled. Figure 61 shows an interrupt request signal generating timing chart.
The PIN bit is set to " 1 " in one of the following conditions:

- Executing a write instruction to the $\mathrm{I}^{2} \mathrm{C}$ data shift register (S0: address 001116). (This is the only condition which the prohibition of the internal clock is released and data can be communicated except for the start condition detection.)
- When the ESO bit is " 0 "
- At reset
- When writing " 1 " to the PIN bit by software

The PIN bit is set to " 0 " in one of the following conditions:

- Immediately after completion of 1-byte data transmission (including when arbitration lost is detected)
- Immediately after completion of 1-byte data reception
- In the slave reception mode, with ALS = " 0 " and immediately after completion of slave address agreement or general call address reception
- In the slave reception mode, with ALS = " 1 " and immediately after completion of address data reception


## -Bit 5: Bus busy flag (BB)

This bit indicates the status of use of the bus system. When this bit is set to " 0 ," this bus system is not busy and a START condition can be generated. The BB flag is set/reset by the SCL, SDA pins input signal regardless of master/slave. This flag is set to "1" by detecting the START condition, and is set to " 0 " by detecting the STOP condition. The condition of these detecting is set by the START/STOP condition setting bits (SSC4-SSC0) of the $1^{2} \mathrm{C}$ START/STOP condition control register (S2D: address 001616). When the ES0 bit of the $I^{2} \mathrm{C}$ control register (bit 3 of S1D, address 001416) is " 0 " or reset, the BB flag is set to " 0 ."

For the writing function to the BB flag, refer to the sections "START Condition Generating Method" and "STOP Condition Generating Method" described later.

## -Bit 6: Communication mode specification bit (transfer direction specification bit: TRX)

This bit decides a direction of transfer for data communication. When this bit is " 0 ," the reception mode is selected and the data of a transmitting device is received. When the bit is " 1, " the transmission mode is selected and address data and control data are output onto the SDA in synchronization with the clock generated on the SCL.
This bit is set/reset by software and hardware. About set/reset by hardware is described below. This bit is set to " 1 " by hardware when all the following conditions are satisfied:

- When ALS is " 0 "
- In the slave reception mode or the slave transmission mode
- When the $R \bar{W}$ bit reception is " 1 "

This bit is set to " 0 " in one of the following conditions:

- When arbitration lost is detected.
- When a STOP condition is detected.
- When writing " 1 " to this bit by software is invalid by the START condition duplication preventing function (Note).
- With MST = " 0 " and when a START condition is detected.
- With MST = " 0 " and when ACK non-return is detected.
- At reset
-Bit 7: Communication mode specification bit (master/slave specification bit: MST)
This bit is used for master/slave specification for data communication. When this bit is " 0 ," the slave is specified, so that a START condition and a STOP condition generated by the master are received, and data communication is performed in synchronization with the clock generated by the master. When this bit is " 1, " the master is specified and a START condition and a STOP condition are generated. Additionally, the clocks required for data communication are generated on the SCL.
This bit is set to " 0 " in one of the following conditions.
- Immediately after completion of the byte which has lost arbitration when arbitration lost is detected
- When a STOP condition is detected.
- Writing " 1 " to this bit by software is invalid by the START condition duplication preventing function (Note).
- At reset

Note: START condition duplication preventing function
The MST, TRX, and BB bits is set to " 1 " at the same time after confirming that the BB flag is " 0 " in the procedure of a START condition occurrence. However, when a START condition by another master device occurs and the BB flag is set to "1" immediately after the contents of the BB flag is confirmed, the START condition duplication preventing function makes the writing to the MST and TRX bits invalid. The duplication preventing function becomes valid from the rising of the BB flag to reception completion of slave address.


Note: These bits and flags can be read out, but cannot be written. Write " 0 " to these bits at writing.

Fig. 60 Structure of $\mathrm{I}^{2} \mathrm{C}$ status register


Fig. 61 Interrupt request signal generating timing

## START Condition Generating Method

When writing " 1 " to the MST, TRX, and BB bits of the $I^{2} \mathrm{C}$ status register (S1: address 001316) at the same time after writing the slave address to the $\mathrm{I}^{2} \mathrm{C}$ data shift register (S0: address 001116) with the condition in which the ESO bit of the $\mathrm{I}^{2} \mathrm{C}$ control register (S1D: address 001416) is " 1 " and the BB flag is " 0 ", a START condition occurs. After that, the bit counter becomes "0002" and an SCL for 1 byte is output. The START condition generating timing is different in the standard clock mode and the high-speed clock mode. Refer to Figure 62, the START condition generating timing diagram, and Table 9, the START condition generating timing table.


Fig. 62 START condition generating timing diagram

Table 9 START condition generating timing table

| Item | Standard clock mode | High-speed clock mode |
| :---: | :---: | :---: |
| Setup time | $5.0 \mu \mathrm{~s}(20$ cycles $)$ | $2.5 \mu \mathrm{~s}(10$ cycles $)$ |
| Hold time | $5.0 \mu \mathrm{~s}(20$ cycles $)$ | $2.5 \mu \mathrm{~s}(10$ cycles $)$ |

Note: Absolute time at $\phi=4 \mathrm{MHz}$. The value in parentheses denotes the number of $\phi$ cycles.

## STOP Condition Generating Method

When the ES0 bit of the $1^{2} \mathrm{C}$ control register (S1D: address 001416 ) is " 1 ," write " 1 " to the MST and TRX bits, and write " 0 " to the BB bit of the $\mathrm{I}^{2} \mathrm{C}$ status register ( S 1 : address 001316) simultaneously. Then a STOP condition occurs. The STOP condition generating timing is different in the standard clock mode and the high-speed clock mode. Refer to Figure 63, the STOP condition generating timing diagram, and Table 10, the STOP condition generating timing table.


Fig. 63 STOP condition generating timing diagram

Table 10 STOP condition generating timing table

| Item | Standard clock mode | High-speed clock mode |
| :---: | :---: | :---: |
| Setup time | $5.0 \mu \mathrm{~s}$ ( 20 cycles $)$ | $3.0 \mu \mathrm{~s}$ (12 cycles) |
| Hold time | $4.5 \mu \mathrm{~s}$ (18 cycles) | $2.5 \mu \mathrm{~s}(10$ cycles $)$ |

Note: Absolute time at $\phi=4 \mathrm{MHz}$. The value in parentheses denotes the number of $\phi$ cycles.

## START/STOP Condition Detecting Operation

The START/STOP condition detection operations are shown in Figures 64, 65, and Table 11. The START/STOP condition is set by the START/STOP condition set bit.
The START/STOP condition can be detected only when the input signal of the SCL and SDA pins satisfy three conditions: SCL release time, setup time, and hold time (see Table 11).
The BB flag is set to " 1 " by detecting the START condition and is reset to " 0 " by detecting the STOP condition.
The BB flag set/reset timing is different in the standard clock mode and the high-speed clock mode. Refer to Table 11, the BB flag set/ reset time.

Note: When a STOP condition is detected in the slave mode (MST $=0$ ), an interrupt request signal " ${ }^{2} \mathrm{CIRQ}$ " occurs to the CPU.

Table 11 START condition/STOP condition detecting conditions

|  | Standard clock mode | High-speed clock mode |
| :--- | :--- | :--- |
| SCL release time | SSC value +1 cycle $(6.25 \mu \mathrm{~s})$ | 4 cycles $(1.0 \mu \mathrm{~s})$ |
| Setup time | $\frac{\text { SSC value }+1}{2}$ cycle $<4.0 \mu \mathrm{~s}(3.125 \mu \mathrm{~s})$ | 2 cycles $(0.5 \mu \mathrm{~s})$ |
| Hold time | $\frac{\text { SSC value }+1}{2}$ cycle $<4.0 \mu \mathrm{~s}(3.125 \mu \mathrm{~s})$ | 2 cycles $(0.5 \mu \mathrm{~s})$ |
| BB flag set/ <br> reset time | $\frac{\text { SSC value }-1}{2}+2$ cycles $(3.375 \mu \mathrm{~s})$ | 3.5 cycles $(0.875 \mu \mathrm{~s})$ |

Note: Unit : Cycle number of internal clock $\phi$
SSC value is the decimal notation value of the START/STOP condition set bits SSC4 to SSC0. Do not set "0" or an odd number to SSC value. The value in parentheses is an example when the $I^{2} C$ START/ STOP condition control register is set to "1816" at $\phi=4 \mathrm{MHz}$.


Fig. 64 START/STOP condition detecting timing diagram


Fig. 65 STOP condition detecting timing diagram

## [ ${ }^{2}$ C START/STOP Condition Control Register (S2D)] 001616

The $I^{2} \mathrm{C}$ START/STOP condition control register (S2D: address 001616) controls START/STOP condition detection.

## -Bits 0 to 4: START/STOP condition set bits (SSC4-SSCO)

SCL release time, setup time, and hold time change the detection condition by value of the main clock divide ratio selection bit and the oscillation frequency $f($ XIN $)$ because these time are measured by the internal system clock. Accordingly, set the proper value to the START/STOP condition set bits (SSC4 to SSC0) in considered of the system clock frequency. Refer to Table 11.
Do not set "000002" or an odd number to the START/STOP condition set bits (SSC4 to SSC0).
Refer to Table 12, the recommended set value to START/STOP condition set bits (SSC4-SSC0) for each oscillation frequency.

## -Bit 5: SCL/SDA interrupt pin polarity selection bit (SIP)

An interrupt can occur when detecting the falling or rising edge of the SCL or SDA pin. This bit selects the polarity of the SCL or SDA pin interrupt pin.
-Bit 6: SCL/SDA interrupt pin selection bit (SIS)
This bit selects the pin of which interrupt becomes valid between the SCL pin and the SDA pin.
Note: When changing the setting of the SCL/SDA interrupt pin polarity selection bit, the SCL/SDA interrupt pin selection bit, or the $\mathrm{I}^{2} \mathrm{C}$-BUS interface enable bit ESO, the SCL/SDA interrupt request bit may be set. When selecting the SCL/SDA interrupt source, disable the interrupt before the SCL/SDA interrupt pin polarity selection bit, the SCL/ SDA interrupt pin selection bit, or the $I^{2} \mathrm{C}$-BUS interface enable bit ESO is set. Reset the request bit to " 0 " after setting these bits, and enable the interrupt.


Fig. 66 Structure of $I^{2} C$ START/STOP condition control register

Table 12 Recommended set value to START/STOP condition set bits (SSC4-SSCO) for each oscillation frequency

| $\begin{aligned} & \text { Oscillation } \\ & \text { frequency } \\ & \mathrm{f}(\mathrm{XIN}) \text { (MHz) } \end{aligned}$ | Main clock divide ratio | Internal clock $\phi$ (MHz) | START/STOP condition control register | SCL release time ( $\mu \mathrm{s}$ ) | Setup time ( $\mu \mathrm{s}$ ) | Hold time ( $\mu \mathrm{s}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8 | 2 | 4 | XXX11010 | $6.75 \mu \mathrm{~s}$ (27 cycles) | $3.5 \mu \mathrm{~s}$ (14 cycles) | $3.25 \mu \mathrm{~s}$ (13 cycles) |
|  |  |  | XXX11000 | $6.25 \mu \mathrm{~s}$ ( 25 cycles) | $3.25 \mu \mathrm{~s}$ (13 cycles) | $3.0 \mu \mathrm{~s}$ (12 cycles) |
| 8 | 8 | 1 | XXX00100 | $5.0 \mu \mathrm{~s}$ (5 cycles) | $3.0 \mu \mathrm{~s}$ (3 cycles) | $2.0 \mu \mathrm{~s}$ (2 cycles) |
| 4 | 2 | 2 | XXX01100 | $6.5 \mu \mathrm{~s}$ (13 cycles) | $3.5 \mu \mathrm{~s}$ (7 cycles) | $3.0 \mu \mathrm{~s}$ (6 cycles) |
|  |  |  | XXX01010 | $5.5 \mu \mathrm{~s}$ (11 cycles) | $3.0 \mu \mathrm{~s}$ (6 cycles) | $2.5 \mu \mathrm{~s}$ (5 cycles) |
| 2 | 2 | 1 | XXX00100 | $5.0 \mu \mathrm{~s}$ (5 cycles) | $3.0 \mu \mathrm{~s}$ (3 cycles) | $2.0 \mu \mathrm{~s}$ (2 cycles) |

Note: Do not set an odd number to the START/STOP condition set bits (SSC4 to SSC0) and "000002".

## [ ${ }^{2}$ C Special Mode Status Register (S3)] 001216

The $\mathrm{I}^{2} \mathrm{C}$ special mode status register (S3: address 001216) consists of the flags indicating $\mathrm{I}^{2} \mathrm{C}$ operating state in the $\mathrm{I}^{2} \mathrm{C}$ special mode, which is set by the $\mathrm{I}^{2} \mathrm{C}$ special mode control register (S3D: address 001716).
The stop condition flag is valid in all operating modes.

- Bit 0: Slave address 0 comparison flag (AASO)

Bit 1: Slave address 1 comparison flag (AAS1)
Bit 2: Slave address 2 comparison flag (AAS2)
These flags indicate a comparison result of address data. These flags are valid only when the slave address control bit (MSLAD) is " 1 ".
In the 7-bit addressing format of the slave reception mode, the respective slave address $i(i=0,1,2)$ comparison flags corresponding to the $\mathrm{I}^{2} \mathrm{C}$ slave address registers 0 to 2 are set to " 1 " when an address data immediately after an occurrence of a START condition agrees with the high-order 7 -bit slave address stored in the $\mathrm{I}^{2} \mathrm{C}$ slave address registers 0 to 2 (addresses 0FF716 to OFF916).
In the 10 -bit addressing format of the slave mode, the respective slave address $i(i=0,1,2)$ comparison flags corresponding to the $I^{2} \mathrm{C}$ slave address registers are set to " 1 " when an address data is compared with the 8 bits consisting of the slave address stored in the $I^{2} \mathrm{C}$ slave address registers 0 to 2 and the RWB bit, and the first byte agrees.
These flags are initialized to " 0 " at reset, when the slave address control bit (MSLAD) is " 0 ", or when writing data to the $\mathrm{I}^{2} \mathrm{C}$ data shift register (SO: address 001116).
-Bit 5: SCL pin low hold 2 flag (PIN2)
When the ACK interrupt control bit (ACKICON) and the ACK clock bit (ACK) are " 1 ", this flag is set to " 0 " in synchronization with the falling of the data's last SCL clock, just before the ACK clock. The SCL pin is simultaneously held low, and the $I^{2} \mathrm{C}$ interrupt request occurs.
This flag is initialized to " 1 " at reset, when the ACK interrupt control bit (ACKICON) is " 0 ", or when writing " 1 " to the SCL pin low hold 2 flag set bit (PIN2IN).
The SCL pin is held low when either the SCL pin low hold bit (PIN) or the SCL pin low hold 2 flag (PIN2) becomes " 0 ". The low hold state of the SCL pin is released when both the SCL pin low hold bit (PIN) and the SCL pin low hold 2 flag (PIN2) are " 1 ".

## -Bit 7: Stop condition flag (SPCF)

This flag is set to " 1 " when a STOP condition occurs.
This flag is initialized to " 0 " at reset, when the $\mathrm{I}^{2} \mathrm{C}$-BUS interface enable bit (ESO) is " 0 ", or when writing " 1 " to the STOP condition flag clear bit (SPFCL).


Fig. 67 Structure of $\mathrm{I}^{2} \mathrm{C}$ special mode status register

## [ ${ }^{2} \mathrm{C}$ Special Mode Control Register (S3D)] 001716

The $I^{2} \mathrm{C}$ special mode control register (S3D: address 001716 ) controls special functions such as occurrence timing of reception interrupt request and extending slave address comparison to 3 bytes.

## -Bit 1: ACK interrupt control bit (ACKICON)

This bit controls the timing of $I^{2} \mathrm{C}$ interrupt request occurrence at completion of data receiving due to master reception or slave reception.
When this bit is " 0 ", the SCL pin low hold bit (PIN) is set to " 0 " in synchronization with the falling of the last SCL clock, including the ACK clock. The SCL pin is simultaneously held low, and the $\mathrm{I}^{2} \mathrm{C}$ interrupt request occurs.
When this bit is " 1 " and the ACK clock bit (ACK) is " 1 ", the SCL pin low hold 2 flag (PIN2) is set to " 0 " in synchronization with the falling of the data's last SCL clock, just before the ACK clock. The SCL pin is simultaneously held low, and the $I^{2} \mathrm{C}$ interrupt request occurs again. The ACK bit can be changed after the contents of data are confirmed by using this function.

## -Bit 2: ${ }^{2} \mathrm{C}$ slave address control bit (MSLAD)

This bit controls a slave address. When this bit is " 0 ", only the $I^{2} \mathrm{C}$ slave address register 0 (address 0FF716) becomes valid as a slave address and a read/write bit.
When this bit is " 1 ", all of the $\mathrm{I}^{2} \mathrm{C}$ slave address registers 0 to 2 (addresses 0FF716 to 0FF916) become valid as a slave address and a read/write bit. In this case, when an address data agrees with any one of the $\mathrm{I}^{2} \mathrm{C}$ slave address registers 0 to 2 , the slave address comparison flag (AAS) is set to " 1 " and the $\mathrm{I}^{2} \mathrm{C}$ slave address comparison flag corresponding to the agreed $\mathrm{I}^{2} \mathrm{C}$ slave address registers 0 to 2 is also set to " 1 ".

## -Bit 5: SCL pin low hold 2 flag set bit (PIN2IN)

Writing " 1 " to this bit initializes the SCL pin low hold 2 flag (PIN2) to " 1 ".
When writing "0", nothing is generated.

## -Bit 6: SCL pin low hold set bit (PIN2HD)

When the SCL pin low hold bit (PIN) becomes " 0 ", the SCL pin is held low. However, the SCL pin low hold bit (PIN) cannot be set to "0" by software. The SCL pin low hold set bit (PIN2HD) is used to , hold the SCL pin in the low state by software. When writing " 1 " to this bit, the SCL pin low hold 2 flag (PIN2) becomes " 0 ", and the SCL pin is held low. When writing " 0 ", nothing occurs.
-Bit 7: STOP condition flag clear bit (SPFCL)
Writing "1" to this bit initializes the STOP condition flag (SPCF) to " 0 ".
When writing " 0 ", nothing is generated.


Fig. 68 Structure of $\mathrm{I}^{2} \mathrm{C}$ special mode control register

## Address Data Communication

There are two address data communication formats, namely, 7-bit addressing format and 10-bit addressing format. The respective address communication formats are described below.
(1) 7-bit addressing format

To adapt the 7-bit addressing format, set the 10BIT SAD bit of the $I^{2} \mathrm{C}$ control register (S1D: address 001416) to " 0 ". The first 7 bit address data transmitted from the master is compared with the high-order 7 -bit slave address stored in the $I^{2} \mathrm{C}$ slave address register. At the time of this comparison, address comparison of the RWB bit of the $\mathrm{I}^{2} \mathrm{C}$ slave address register is not performed. For the data transmission format when the 7-bit addressing format is selected, refer to Figure 69, (1) and (2).
(2) 10-bit addressing format

To adapt the 10-bit addressing format, set the 10BIT SAD bit of the $\mathrm{I}^{2} \mathrm{C}$ control register (S1D: address 001416) to "1." An address comparison is performed between the first-byte address data transmitted from the master and the 8-bit slave address stored in the $\mathrm{I}^{2} \mathrm{C}$ slave address register. At the time of this com-
parison, an address comparison between the RWB bit of the $I^{2} \mathrm{C}$ slave address register and the $\mathrm{R} / \overline{\mathrm{W}}$ bit which is the last bit of the address data transmitted from the master is made. In the 10-bit addressing mode, the RWB bit which is the last bit of the address data not only specifies the direction of communication for control data, but also is processed as an address data bit.
When the first-byte address data agree with the slave address, the AAS bit of the $I^{2} \mathrm{C}$ status register (S1: address 001316) is set to "1." After the second-byte address data is stored into the $I^{2} \mathrm{C}$ data shift register (S0: address 001116), perform an address comparison between the second-byte data and the slave address by software. When the address data of the 2 bytes agree with the slave address, set the RWB bit of the $I^{2} \mathrm{C}$ slave address register to " 1 " by software. This processing can make the 7 -bit slave address and R/W data agree, which are received after a RESTART condition is detected, with the value of the $I^{2} C$ slave address register. For the data transmission format when the 10 -bit addressing format is selected, refer to Figure 69, (3) and (4).
(1) A master-transmitter transmits data to a slave-receiver

(2) A master-receiver receives data from a slave-transmitter

(3) A master-transmitter transmits data to a slave-receiver with a 10-bit address

(4) A master-receiver receives data from a slave-transmitter with a 10-bit address


Fig. 69 Address data communication format

## Example of Master Transmission

An example of master transmission in the standard clock mode, at the SCL frequency of 100 kHz and in the ACK return mode is shown below.
(1) Set a slave address in the high-order 7 bits of the $\mathrm{I}^{2} \mathrm{C}$ slave address register and " 0 " into the RWB bit.
(2) Set the ACK return mode and SCL $=100 \mathrm{kHz}$ by setting " 8516 " in the $\mathrm{I}^{2} \mathrm{C}$ clock control register (S2: address 001516).
(3) Set " 0016 " in the $I^{2} \mathrm{C}$ status register (S1: address 001316) so that transmission/reception mode can become initializing condition.
(4) Set a communication enable status by setting " 0816 " in the $\mathrm{I}^{2} \mathrm{C}$ control register (S1D: address 001416).
(5) Confirm the bus free condition by the BB flag of the $\mathrm{I}^{2} \mathrm{C}$ status register (S1: address 001316).
(6) Set the address data of the destination of transmission in the high-order 7 bits of the $\mathrm{I}^{2} \mathrm{C}$ data shift register (S0: address 001116) and set " 0 " in the least significant bit.
(7) Set "F016" in the $\mathrm{I}^{2} \mathrm{C}$ status register (S1: address 001316) to generate a START condition. At this time, an SCL for 1 byte and an ACK clock automatically occur.
(8) Set transmit data in the $\mathrm{I}^{2} \mathrm{C}$ data shift register (SO: address 001116). At this time, an SCL and an ACK clock automatically occur.
(9) When transmitting control data of more than 1 byte, repeat step (8).
(10) Set "D016" in the $\mathrm{I}^{2} \mathrm{C}$ status register (S1: address 001316) to generate a STOP condition if ACK is not returned from slave reception side or transmission ends.

## Example of Slave Reception

An example of slave reception in the high-speed clock mode, at the SCL frequency of 400 kHz , in the ACK non-return mode and using the addressing format is shown below.
(1) Set a slave address in the high-order 7 bits of the $\mathrm{I}^{2} \mathrm{C}$ slave address register and " 0 " in the RWB bit.
(2) Set the no ACK clock mode and SCL $=400 \mathrm{kHz}$ by setting " 2516 " in the $\mathrm{I}^{2} \mathrm{C}$ clock control register (S2: address 001516).
(3) Set " 0016 " in the $\mathrm{I}^{2} \mathrm{C}$ status register (S1: address 001316) so that transmission/reception mode can become initializing condition.
(4) Set a communication enable status by setting " 0816 " in the $\mathrm{I}^{2} \mathrm{C}$ control register (S1D: address 001416).
(5) When a START condition is received, an address comparison is performed.
(6) •When all transmitted addresses are "0" (general call):

AD0 of the $\mathrm{I}^{2} \mathrm{C}$ status register (S1: address 001316) is set to " 1 " and an interrupt request signal occurs.

- When the transmitted addresses agree with the address set in (1):

AAS of the $I^{2} \mathrm{C}$ status register (S1: address 001316) is set to
" 1 " and an interrupt request signal occurs.

- In the cases other than the above ADO and AAS of the $\mathrm{I}^{2} \mathrm{C}$ status register (S1: address 001316) are set to "0" and no interrupt request signal occurs.
(7) Set dummy data in the $\mathrm{I}^{2} \mathrm{C}$ data shift register (S0: address 001116).
(8) When receiving control data of more than 1 byte, repeat step (7).
(9) When a STOP condition is detected, the communication ends.


## $\square$ Precautions when using multi-master $\mathrm{I}^{2} \mathrm{C}$ BUS interface

(1) Read-modify-write instruction

The precautions when the read-modify-write instruction such as SEB, CLB etc. is executed for each register of the multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface are described below.

- ${ }^{2} \mathrm{C}$ data shift register (S0: address 001116)

When executing the read-modify-write instruction for this register during transfer, data may become a value not intended.

- $I^{2} \mathrm{C}$ slave address registers 0 to 2 (SOD0 to SOD2: addresses 0FF716 to0FF916)
When the read-modify-write instruction is executed for this register at detecting the STOP condition, data may become a value not intended. It is because H/W changes the read/write bit (RWB) at the above timing.
- ${ }^{2} \mathrm{C}$ status register (S1: address 001316)

Do not execute the read-modify-write instruction for this register because all bits of this register are changed by H/W.

- $\mathrm{I}^{2} \mathrm{C}$ control register (S1D: address 001416)

When the read-modify-write instruction is executed for this register at detecting the START condition or at completing the byte transfer, data may become a value not intended. Because H/W changes the bit counter ( $\mathrm{BC} 0-\mathrm{BC} 2$ ) at the above timing.

- $\mathrm{I}^{2} \mathrm{C}$ clock control register (S2: address 001516)

The read-modify-write instruction can be executed for this register.

- $I^{2} \mathrm{C}$ START/STOP condition control register (S2D: address 001616)

The read-modify-write instruction can be executed for this register.
(2) START condition generating procedure using multi-master

1. Procedure example (The necessary conditions of the generating procedure are described as the following 2 to 5.
$\vdots$
LDA - (Taking out of slave address value) SEI (Interrupt disabled)
BBS 5, S1, BUSBUSY (BB flag confirming and branch process) BUSFREE:
STA S0 (Writing of slave address value)
LDM \#\$F0, S1
CLI
BUSBUSY:
CLI
!
2. Use "Branch on Bit Set" of "BBS 5, S1, -" for the BB flag confirming and branch process.
3. Use "STA $\$ 12$, STX $\$ 12$ " or "STY $\$ 12$ " of the zero page addressing instruction for writing the slave address value to the $\mathrm{I}^{2} \mathrm{C}$ data shift register.
4. Execute the branch instruction of above 2 and the store instruction of above 3 continuously shown the above procedure example.
5. Disable interrupts during the following three process steps:

- BB flag confirming
- Writing of slave address value
- Trigger of START condition generating

When the condition of the BB flag is bus busy, enable interrupts immediately.
(3) RESTART condition generating procedure

1. Procedure example (The necessary conditions of the generating procedure are described as the following 2 to 4.)
Execute the following procedure when the PIN bit is " 0 ." !

LDM \#\$00, S1 (Select slave receive mode)
LDA -
SEI
STA SO
LDM \#\$F0, S1
CLI
(Taking out of slave address value)
(Interrupt disabled)
(Writing of slave address value)
(Trigger of RESTART condition generating)
(Interrupt enabled)
2. Select the slave receive mode when the PIN bit is " 0 ." Do not write " 1 " to the PIN bit. Neither " 0 " nor " 1 " is specified for the writing to the BB bit.
The TRX bit becomes " 0 " and the SDA pin is released.
3. The SCL pin is released by writing the slave address value to the $\mathrm{I}^{2} \mathrm{C}$ data shift register.
4. Disable interrupts during the following two process steps:

- Writing of slave address value
- Trigger of RESTART condition generating
(4) Writing to $\mathrm{I}^{2} \mathrm{C}$ status register

Do not execute an instruction to set the PIN bit to " 1 " from " 0 " and an instruction to set the MST and TRX bits to " 0 " from " 1 " simultaneously. It is because it may enter the state that the SCL pin is released and the SDA pin is released after about one machine cycle. Do not execute an instruction to set the MST and TRX bits to " 0 " from " 1 " simultaneously when the PIN bit is " 1 ." It is because it may become the same as above.
(5) Process of after STOP condition generating

Do not write data in the $\mathrm{I}^{2} \mathrm{C}$ data shift register S 0 and the $\mathrm{I}^{2} \mathrm{C}$ status register $S 1$ until the bus busy flag BB becomes " 0 " after generating the STOP condition in the master mode. It is because the STOP condition waveform might not be normally generated. Reading to the above registers does not have the problem.

## RESET CIRCUIT

To reset the microcomputer, $\overline{R E S E T}$ pin should be held at an "L" level for 16 cycles or more of XIN. Then the RESET pin is returned to an "H" level (the power source voltage should be between 2.7 V to 5.5 V , and the oscillation should be stable), reset is released. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte).
Input to the RESET pin in the following procedure.

- When power source is stabilized
(1) Input "L" level to RESET pin.
(2) Input "L" level for 16 cycles or more to XIN pin.
(3) Input "H" level to RESET pin.

At power-on
(1) Input "L" level to RESET pin.
(2) Increase the power source voltage to 2.7 V .
(3) Wait for $\operatorname{td}(P-R)$ until internal power source has stabilized.
(4) Input "L" level for 16 cycles or more to XIN pin.
(5) Input "H" level to RESET pin.


Fig. 70 Reset circuit example


Fig. 71 Reset sequence


## Fig. 72 Internal status at reset

## CLOCK GENERATING CIRCUIT

The 3804 group (Spec. H) has two built-in oscillation circuits: main clock XIn-Xout oscillation circuit and sub clock XCIN-XcOut oscillation circuit. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feed-back resistor exists on-chip.(An external feed-back resistor may be needed depending on conditions.) However, an external feed-back resistor is needed between XCIN and Xcout.
Immediately after power on, only the XIN oscillation circuit starts oscillating, and XCIN and XCOUT pins function as I/O ports.

## Frequency Control

(1) Middle-speed mode

The internal clock $\phi$ is the frequency of XIN divided by 8. After reset is released, this mode is selected.

## (2) High-speed mode

The internal clock $\phi$ is half the frequency of XIN.

## (3) Low-speed mode

The internal clock $\phi$ is half the frequency of XCIN.

## (4) Low power dissipation mode

The low power consumption operation can be realized by stopping the main clock XIN in low-speed mode. To stop the main clock, set bit 5 of the CPU mode register to "1." When the main clock XIN is restarted (by setting the main clock stop bit to "0"), set sufficient time for oscillation to stabilize.

## Oscillation Control

## (1) Stop mode

If the STP instruction is executed, the internal clock $\phi$ stops at an "H" level, and XIN and XCIN oscillators stop. When the oscillation stabilizing time set after STP instruction released bit is " 0 ," the prescaler 12 is set to "FF16" and timer 1 is set to " 0116 ." When the oscillation stabilizing time set after STP instruction released bit is "1," set the sufficient time for oscillation of used oscillator to stabilize since nothing is set to the prescaler 12 and timer 1.
After STP instruction is released, the input of the prescaler 12 is connected to count source which had set at executing the STP instruction, and the output of the prescaler 12 is connected to timer 1. Set the timer 1 interrupt enable bit to disabled (" 0 ") before executing the STP instruction. Oscillator restarts when an external interrupt is received, but the internal clock $\phi$ is not supplied to the CPU (remains at "H") until timer 1 underflows. The internal clock $\phi$ is supplied for the first time, when timer 1 underflows. Therefore make sure not to set the timer 1 interrupt request bit to " 1 " before the STP instruction stops the oscillator. When the oscillator is restarted by reset, apply "L" level to the $\overline{\text { RESET }}$ pin until the oscillation is stable since a wait time will not be generated.
The internal power supply circuit is changed to low power consumption mode for consumption current reduction at the time of STP instruction execution.
Although an internal power supply circuit is usually changed to the normal operation mode at the time of the return from an STP instruction, since a certain time is required to start the power supply to the flash memory and operation of flash memory to be enabled, set wait time $100 \mu$ s or more by the oscillation stabilization time set function after release of the STP instruction which used the timer 1.

## (2) Wait mode

If the WIT instruction is executed, the internal clock $\phi$ stops at an "H" level, but the oscillator does not stop. The internal clock $\phi$ restarts when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

## - Note

- If you switch the mode between middle/high-speed and lowspeed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub clock to stabilize, especially immediately after power on and at returning from stop mode. When switching the mode between middle/high-speed and low-speed, set the frequency on condition that $f(X I N)>3 f(X C I N)$.
-When using the quartz-crystal oscillator of high frequency, such as 16 MHz etc., it may be necessary to select a specific oscillator with the specification demanded.


Notes: Insert a damping resistor if required.
The resistance will vary depending on the oscillator and the oscillation drive capacity setting.
Use the value recommended by the maker of the oscillator.
Also, if the oscillator manufacturer's data sheet specifies that a feedback resistor be added external to the chip though a feedback resistor exists on-chip, insert a feedback resistor between XIN and XOUT following the instruction.

Fig. 73 Ceramic resonator circuit


Fig. 74 External clock input circuit


Notes 1: Either high-speed, middle-speed or low-speed mode is selected by bits 7 and 6 of the CPU mode register. When low-speed mode is selected, set port Xc switch bit (b4) to " 1 ".
2: $f\left(X_{\text {IN }}\right) / 16$ is supplied as the count source to the prescaler 12 at reset. The count source before executing the STP instruction is supplied as the count source at executing STP instruction.
3: When bit 0 of MISRG is " 0 ", timer 1 is set " 0116 " and prescaler 12 is set "FF16" automatically. When bit 0 of MISRG is " 1 ", set the appropriate value to them in accordance with oscillation stablizing time required by the using oscillator because nothing is automatically set into timer 1 and prescaler 12.
4: Although a feed-back resistor exists on-chip, an external feed-back resistor may be needed depending on conditions.

Fig. 75 System clock generating circuit block diagram


Notes 1: Switch the mode by the allows shown between the mode blocks. (Do not switch between the modes directly without an allow.)
2: The all modes can be switched to the stop mode or the wait mode and return to the source mode when the stop mode or the wait mode is ended.
3: Timer operates in the wait mode.
4 : When the stop mode is ended, a delay of approximately 1 ms occurs by connecting prescaler 12 and Timer 1 in middle/high-speed mode.
: When the stop mode is ended, a delay of approximately 0.25 s occurs by Timer 1 and Timer 2 in low-speed mode.
6 : Wait until oscillation stabilizes after oscillating the main clock XIN before the switching from the low-speed mode to middle/high-speed mode.
7 : The example assumes that 8 MHz is being applied to the XIN pin and 32 kHz to the XCIN pin. $\phi$ indicates the internal clock.

Fig. 76 State transitions of system clock

## FLASH MEMORY MODE

The 3804 group (spec. H) has the flash memory that can be rewritten with a single power source.
For this flash memory, three flash memory modes are available in which to read, program, and erase: the parallel I/O and standard serial I/O modes in which the flash memory can be manipulated using a programmer and the CPU rewrite mode in which the flash memory can be manipulated by the Central Processing Unit (CPU).
This flash memory has some blocks on it as shown in Figure 77 and each block can be erased.
In addition to the ordinary User ROM area to store the MCU operation control program, the flash memory has a Boot ROM area that is used to store a program to control rewriting in CPU rewrite and standard serial I/O modes. This Boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the factory. However, the user can write a rewrite control program in this area that suits the user's application system. This Boot ROM area can be rewritten in only parallel I/O mode.

## Summary

Table 13 lists the summary of the 3804 Group (spec. H).

Table 13 Summary of 3804 group (spec. H)

| Item |  |
| :--- | :--- |
| Power source voltage (Vcc) | Vcc $=2.7$ to 5.5 V |
| Program/Erase VPP voltage (VPP) | Vcc $=2.7$ to 5.5 V |
| Flash memory mode | 3 modes; Parallel I/O mode, Standard serial I/O mode, CPU rewrite mode |
| Erase block division | User ROM area/Data ROM area |
|  | Root ROM area (Note) |
| Program method | Not divided (4K bytes) |
| Erase method | In units of bytes |
| Program/Erase control method | Block erase |
| Number of commands | Program/Erase control by software command |
| Number of program/Erase times | 5 commands |
| ROM code protection | 100 |

Note: The Boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the factory.
This Boot ROM area can be erased and written in only parallel I/O mode.

## - Boot Mode

The control program for CPU rewrite mode must be written into the User ROM or Boot ROM area in parallel I/O mode beforehand. (If the control program is written into the Boot ROM area, the standard serial I/O mode becomes unusable.)
See Figure 77 for details about the Boot ROM area.
Normal microcomputer mode is entered when the microcomputer is reset with pulling CNVss pin low. In this case, the CPU starts operating using the control program in the User ROM area.
When the microcomputer is reset and the CNVss pin high after pulling the P45/TxD1 pin and CNVss pin high, the CPU starts operating (start address of program is stored into addresses FFFC16 and FFFD16) using the control program in the Boot ROM area. This mode is called the "Boot mode". Also, User ROM area can be rewritten using the control program in the Boot ROM area.

## - CPU Rewrite Mode

In CPU rewrite mode, the internal flash memory can be operated on (read, program, or erase) under control of the Central Processing Unit (CPU).
In CPU rewrite mode, only the User ROM area shown in Figure 77 can be rewritten; the Boot ROM area cannot be rewritten. Make sure the program and block erase commands are issued for only the User ROM area and each block area.
The control program for CPU rewrite mode can be stored in either User ROM or Boot ROM area. In the CPU rewrite mode, because the flash memory cannot be read from the CPU, the rewrite control program must be transferred to internal RAM area before it can be executed.

## - Block Address

Block addresses refer to the maximum address of each block.
These addresses are used in the block erase command


Fig. 77 Block diagram of built-in flash memory

## -Outline Performance

CPU rewrite mode is usable in the single-chip or Boot mode. The only User ROM area can be rewritten.
In CPU rewrite mode, the CPU erases, programs and reads the internal flash memory as instructed by software commands. This rewrite control program must be transferred to internal RAM area before it can be executed.
The MCU enters CPU rewrite mode by setting "1" to the CPU rewrite mode select bit (bit 1 of address 0FE016). Then, software commands can be accepted.
Use software commands to control program and erase operations. Whether a program or erase operation has terminated normally or in error can be verified by reading the status register.
Figure 78 shows the flash memory control register 0 .
Bit 0 of the flash memory control register 0 is the RY/BY status flag used exclusively to read the operating status of the flash memory. During programming and erase operations, it is " 0 " (busy). Otherwise, it is " 1 " (ready).
Bit 1 of the flash memory control register 0 is the CPU rewrite mode select bit. When this bit is set to " 1 ", the MCU enters CPU rewrite mode. And then, software commands can be accepted. In CPU rewrite mode, the CPU becomes unable to access the internal flash memory directly. Therefore, use the control program in the internal RAM for write to bit 1 . To set this bit 1 to " 1 ", it is necessary to write " 0 " and then write " 1 " in succession to bit 1 . The bit can be set to " 0 " by only writing " 0 ".
Bit 2 of the flash memory control register 0 is the 8 KB user block $\mathrm{E} / \mathrm{W}$ enable bit. By setting combination of bit 4 of the flash memory control register 2 and this bit as shown in Table 14, E/W is disabled to user block in the CPU rewriting mode.
Bit 3 of the flash memory control register 0 is the flash memory reset bit used to reset the control circuit of internal flash memory. This bit is used when flash memory access has failed. When the CPU rewrite mode select bit is " 1 ", setting " 1 " for this bit resets the control circuit. To release the reset, it is necessary to set this bit to " 0 ".
Bit 5 of the flash memory control register 0 is the User ROM area select bit and is valid only in the boot mode. Setting this bit to "1" in the boot mode switches an accessible area from the boot ROM area to the user ROM area. To use the CPU rewrite mode in the boot mode, set this bit to " 1 ". To rewrite bit 5 , execute the useroriginal reprogramming control software transferred to the internal RAM in advance.
Bit 6 of the flash memory control register 0 is the program status flag. This bit is set to " 1 " when writing to flash memory is failed. When program error occurs, the block cannot be used.
Bit 7 of the flash memory control register 0 is the erase status flag. This bit is set to " 1 " when erasing flash memory is failed. When erase error occurs, the block cannot be used.
Figure 79 shows the flash memory control register 1.
Bit 0 of the flash memory control register 1 is the Erase suspend enable bit. By setting this bit to " 1 ", the erase suspend mode to suspend erase processing temporaly when block erase command is executed can be used. In order to set this bit to " 1 ", writing " 0 " and " 1 " in succession to bit 0 . In order to set this bit to " 0 ", write " 0 " only to bit 0 .
Bit 1 of the flash memory control register 1 is the erase suspend request bit. By setting this bit to " 1 " when erase suspend enable bit is " 1 ", the erase processing is suspended.
Bit 6 of the flash memory control register 1 is the erase suspend flag. This bit is cleared to " 0 " at the flash erasing.


Fig. 78 Structure of flash memory control register 0


Notes 1: For this bit to be set to " 1 ", the user needs to write a " 0 " and then a " 1 " to it in succession. For this bit to be set to " 0 ", write " 0 " only to this bit.
2: Effective only when the suspend enable bit = " 1 ".
Fig. 79 Structure of flash memory control register 1


Notes 1: For this bit to be set to "1", the user needs to write a " 0 " and then a " 1 " to it in succession. For this bit to be set to " 0 ", write " 0 " only to this bit.
2: Effective only when the CPU rewrite mode select bit = "1".
Fig. 80 Structure of flash memory control register 2
Table 14 State of E/W inhibition function

| All user block E/W <br> enable bit | 8 KB user block E/W <br> enable bit | $8 \mathrm{~KB} \times 2$ block <br> Addresses C00016 to FFFF16 | $16 \mathrm{~KB}+24 \mathrm{~KB}$ block <br> Addresses 200016 to BFFF16 | Data block <br> Addresses 100016 to 1FFF16 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | E/W disabled | E/W disabled | E/W enabled |
| 0 | 1 | E/W disabled | E/W disabled | E/W enabled |
| 1 | 0 | E/W disabled | E/W enabled | E/W enabled |
| 1 | 1 | E/W enabled | E/W enabled | E/W enabled |

Figure 81 shows a flowchart for setting/releasing CPU rewrite mode.


Notes 1: Set the main clock as follows depending on the clock division ratio selection bits of CPU mode register (bits 6, 7 of address 003B16).
2: Before exiting the CPU rewrite mode after completing erase or program operation, always be sure to execute the read array command.

Fig. 81 CPU rewrite mode set/release flowchart

## Notes on CPU Rewrite Mode

Take the notes described below when rewriting the flash memory in CPU rewrite mode.

## -Operation speed

During CPU rewrite mode, set the system clock $\phi$ to 4.0 MHz or less using the clock division ratio selection bits (bits 6 and 7 of address 003B16).

## Olnstructions inhibited against use

The instructions which refer to the internal data of the flash memory cannot be used during CPU rewrite mode.

## - Interrupts

The interrupts cannot be used during CPU rewrite mode because they refer to the internal data of the flash memory.

## - Watchdog timer

If the watchdog timer has been already activated, internal reset due to an underflow will not occur because the watchdog timer is surely cleared during program or erase.

## -Reset

Reset is always valid. The MCU is activated using the boot mode at release of reset in the condition of CNVss = "H", so that the program will begin at the address which is stored in addresses FFFC16 and FFFD16 of the boot ROM area.

## - Software Commands

Table 15 lists the software commands.
After setting the CPU rewrite mode select bit to " 1 ", execute a software command to specify an erase or program operation.
Each software command is explained below.

## - Read Array Command (FF16)

The read array mode is entered by writing the command code "FF16" in the first bus cycle. When an address to be read is input in one of the bus cycles that follow, the contents of the specified address are read out at the data bus (Do to D7).
The read array mode is retained until another command is written.

## - Read Status Register Command (7016)

When the command code " 7016 " is written in the first bus cycle, the contents of the status register are read out at the data bus (Do to D7) by a read in the second bus cycle.
The status register is explained in the next section.

## - Clear Status Register Command (5016)

This command is used to clear the bits SR4 and SR5 of the status register after they have been set. These bits indicate that operation has ended in an error. To use this command, write the command code " 5016 " in the first bus cycle.

## - Program Command (4016)

Program operation starts when the command code " 4016 " is written in the first bus cycle. Then, if the address and data to program are written in the 2nd bus cycle, program operation (data programming and verification) will start.
Whether the write operation is completed can be confirmed by read status register or the RY/BY status flag. When the program starts, the read status register mode is entered automatically and the contents of the status register is read at the data bus (Do to D7). The status register bit 7 (SR7) is set to " 0 " at the same time the write operation starts and is returned to " 1 " upon completion of the write operation. In this case, the read status register mode remains active until the read array command ( $\mathrm{FF}_{16}$ ) is written.

The $\mathrm{RY} / \overline{\mathrm{BY}}$ status flag of the flash memory control register is " 0 " during write operation and " 1 " when the write operation is completed as is the status register bit 7 .
At program end, program results can be checked by reading the status register.


Fig. 82 Program flowchart

Table 15 List of software commands (CPU rewrite mode)

| Command | Cycle number | First bus cycle |  |  | Second bus cycle |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Mode | Address | $\begin{gathered} \text { Data } \\ \left(\mathrm{D}_{0} \text { to } \mathrm{D}_{7}\right) \end{gathered}$ | Mode | Address | $\begin{gathered} \text { Data } \\ \text { (D0 to } \left.\mathrm{D}_{7}\right) \end{gathered}$ |
| Read array | 1 | Write | X (Note 4) | FF16 |  |  |  |
| Read status register | 2 | Write | X | 7016 | Read | X | SRD (Note 1) |
| Clear status register | 1 | Write | X | 5016 |  |  |  |
| Program | 2 | Write | X | 4016 | Write | WA (Note 2) | WD (Note 2) |
| Block erase | 2 | Write | X | 2016 | Write | BA (Note 3) | D016 |

Notes 1: SRD = Status Register Data
2: WA = Write Address, WD = Write Data
3: BA = Block Address to be erased (Input the maximum address of each block.)
4: X denotes a given address in the User ROM area.

## - Block Erase Command (2016/D016)

By writing the command code " 2016 " in the first bus cycle and the confirmation command code "D016" and the block address in the second bus cycle that follows, the block erase (erase and erase verify) operation starts for the block address of the flash memory to be specified.
Whether the block erase operation is completed can be confirmed by read status register or the RY/BY status flag of flash memory control register. At the same time the block erase operation starts, the read status register mode is automatically entered, so that the contents of the status register can be read out. The status register bit 7 (SR7) is set to "0" at the same time the block erase operation starts and is returned to "1" upon completion of the block erase operation. In this case, the read status register mode remains active until the read array command (FF16) is written.
The RY/ $\overline{B Y}$ status flag is " 0 " during block erase operation and " 1 " when the block erase operation is completed as is the status register bit 7.
After the block erase ends, erase results can be checked by reading the status register. For details, refer to the section where the status register is detailed.


Fig. 83 Erase flowchart

## - Status Register

The status register shows the operating status of the flash memory and whether erase operations and programs ended successfully or in error. It can be read in the following ways:
(1) By reading an arbitrary address from the User ROM area after writing the read status register command (7016)
(2) By reading an arbitrary address from the User ROM area in the period from when the program starts or erase operation starts to when the read array command (FF16) is input.

Also, the status register can be cleared by writing the clear status register command (5016).
After reset, the status register is set to " 8016 ".
Table 16 shows the status register. Each bit in this register is explained below.

## -Sequencer status (SR7)

The sequencer status indicates the operating status of the flash memory. This bit is set to "0" (busy) during write or erase operation and is set to " 1 " when these operations ends.
After power-on, the sequencer status is set to " 1 " (ready).

## -Erase status (SR5)

The erase status indicates the operating status of erase operation. If an erase error occurs, it is set to " 1 ". When the erase status is cleared, it is reset to " 0 ".

## -Program status (SR4)

The program status indicates the operating status of write operation. When a write error occurs, it is set to " 1 ".
The program status is reset to " 0 " when it is cleared.

If " 1 " is written for any of the SR5 and SR4 bits, the read array, program, and block erase commands are not accepted. Before executing these commands, execute the clear status register command (5016) and clear the status register.
Also, if any commands are not correct, both SR5 and SR4 are set to "1".

Table 16 Definition of each bit in status register

| Each bit of | Status name | "1" | Definition |
| :--- | :--- | :---: | :---: |
| SRD bits |  | Ready | Busy |
| SR7 (bit7) | Sequencer status | - | - |
| SR6 (bit6) | Reserved | Terminated in error | Terminated normally |
| SR5 (bit5) | Erase status | Terminated in error | Terminated normally |
| SR4 (bit4) | Program status | - | - |
| SR3 (bit3) | Reserved | - | - |
| SR2 (bit2) | Reserved | - | - |
| SR1 (bit1) | Reserved | - | - |
| SR0 (bit0) | Reserved |  |  |

## - Full Status Check

By performing full status check, it is possible to know the execution results of erase and program operations. Figure 84 shows a full status check flowchart and the action to be taken when each error occurs.


Note: When one of SR5 and SR4 is set to " 1 ", none of the read array, program, and block erase commands is accepted. Execute the clear status register command (5016) before executing these commands.

Fig. 84 Full status check flowchart and remedial procedure for errors

## - Functions To Inhibit Rewriting Flash Memory Version

To prevent the contents of internal flash memory from being read out or rewritten easily, this MCU incorporates a ROM code protect function for use in parallel I/O mode and an ID code check function for use in standard serial I/O mode.

## (1) ROM Code Protect Function

The ROM code protect function is the function to inhibit reading out or modifying the contents of internal flash memory by using the ROM code protect control address (address FFDB16) in parallel I/O mode. Figure 85 shows the ROM code protect control address (address FFDB16). (This address exists in the User ROM area.)

If one or both of the pair of ROM code protect bits is set to " 0 ", the ROM code protect is turned on, so that the contents of internal flash memory are protected against readout and modification. The ROM code protect is implemented in two levels. If level 2 is selected, the flash memory is protected even against readout by a shipment inspection LSI tester, etc. When an attempt is made to select both level 1 and level 2, level 2 is selected by default.
If both of the two ROM code protect reset bits are set to " 00 ", the ROM code protect is turned off, so that the contents of internal flash memory can be readout or modified. Once the ROM code protect is turned on, the contents of the ROM code protect reset bits cannot be modified in parallel I/O mode. Use the serial I/O or CPU rewrite mode to rewrite the contents of the ROM code protect reset bits.
Rewriting of only the ROM code protect control address (address FFDB16) cannot be performed. When rewriting the ROM code protect reset bit, rewrite the whole user ROM area (block 0 ) containing the ROM code protect control address.


Notes 1: When ROM code protect is turned on, the internal flash memory is protected against readout or modification in parallel I/O mode.
2: When ROM code protect level 2 is turned on, ROM code readout by a shipment inspection LSI tester, etc. also is inhibited.
3: The ROM code protect reset bits can be used to turn off ROM code protect level 1 and ROM code protect level 2 . However, since these bits cannot be modified in parallel I/O mode, they need to be rewritten in serial I/O mode or CPU rewrite mode.

Fig. 85 Structure of ROM code protect control address

## (2) ID Code Check Function

Use this function in standard serial I/O mode. When the contents of the flash memory are not blank, the ID code sent from the programmer is compared with the ID code written in the flash memory to see if they match. If the ID codes do not match, the commands sent from the programmer are not accepted. The ID code consists of 8-bit data, and its areas are FFD416 to FFDA16. Write a program which has had the ID code preset at these addresses to the flash memory.


Fig. 86 ID code store addresses

## - Parallel I/O Mode

The parallel I/O mode is used to input/output software commands, address and data in parallel for operation (read, program and erase) to internal flash memory.
Use the external device (writer) only for 3804 Group (spec. H). For details, refer to the user's manual of each writer manufacturer.

## - User ROM and Boot ROM Areas

In parallel I/O mode, the User ROM and Boot ROM areas shown in Figure 77 can be rewritten. Both areas of flash memory can be operated on in the same way.
The Boot ROM area is 4 Kbytes in size and located at addresses F00016 through FFFF16. Make sure program and block erase operations are always performed within this address range. (Access to any location outside this address range is prohibited.) In the Boot ROM area, an erase block operation is applied to only one 4 Kbyte block. The boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the fac-tory. Therefore, using the MCU in standard serial I/O mode, do not rewrite to the Boot ROM area.

## - Standard serial I/O Mode

The standard serial I/O mode inputs and outputs the software commands, addresses and data needed to operate (read, program, erase, etc.) the internal flash memory. This I/O is clock synchronized serial. This mode requires a purpose-specific peripheral unit
The standard serial I/O mode is different from the parallel I/O mode in that the CPU controls flash memory rewrite (uses the CPU rewrite mode), rewrite data input and so forth. The standard serial I/O mode is started by connecting "H" to the CNVss pin and " H " to the P45 (BOOTENT) pin, and releasing the reset operation. (In the ordinary microcomputer mode, set CNVss pin to "L" level.) This control program is written in the Boot ROM area when the product is shipped from Renesas. Accordingly, make note of the fact that the standard serial I/O mode cannot be used if the Boot ROM area is rewritten in parallel I/O mode. The standard serial I/ O mode has standard serial I/O mode 1 of the clock synchronous serial and standard serial I/O mode 2 of the clock asynchronous serial. Tables 17 and 18 show description of pin function (standard serial I/O mode). Figures 87 to 90 show the pin connections for the standard serial I/O mode.
In standard serial I/O mode, only the User ROM area shown in Figure 77 can be rewritten. The Boot ROM area cannot be written. In standard serial I/O mode, a 7-byte ID code is used. When there is data in the flash memory, this function determines whether the ID code sent from the peripheral unit (programmer) and those written in the flash memory match. The commands sent from the peripheral unit (programmer) are not accepted unless the ID code matches.

Table 17 Description of pin function (Flash Memory Serial I/O Mode 1)

| Pin name | Signal name | 1/0 | Function |
| :---: | :---: | :---: | :---: |
| Vcc,Vss | Power supply | I | Apply 2.7 to 5.5 V to the Vcc pin and 0 V to the Vss pin. |
| CNVss | CNVss | I | After input of port is set, input "H" level. |
| RESET | Reset input | 1 | Reset input pin. To reset the microcomputer, RESET pin should be held at an "L" level for 16 cycles or more of XIN. |
| XIN | Clock input | 1 | Connect an oscillation circuit between the XIN and Xout pins. |
| Xout | Clock output | 0 | As for the connection method, refer to the "clock generating circuit". |
| AVss | Analog power supply input |  | Connect AVss to Vss. |
| Vref | Reference voltage input | I | Apply reference voltage of A/D to this pin. |
| $\begin{aligned} & \text { P00-P07,P10-P17, } \\ & \text { P20-P27, P30-P37, } \\ & \text { P40-P43, P50-P57, } \\ & \text { P60-P67 } \end{aligned}$ | I/O port | 1/0 | Input "L" or "H" level, or keep open. |
| P44 | RxD input | 1 | Serial data input pin. |
| P45 | TxD output | 0 | Serial data output pin. |
| P46 | ScLK input | I | Serial clock input pin. |
| P47 | BUSY output | 0 | BUSY signal output pin. |

Table 18 Description of pin function (Flash Memory Serial I/O Mode 2)

| Pin name | Signal name | I/O | Function |
| :--- | :--- | :---: | :--- |
| Vcc,Vss | Power supply | I | Apply 2.7 to 5.5 V to the Vcc pin and 0 V to the Vss pin. |
| CNVss | CNVss | I | After input of port is set, input "H" level. |
| RESET | Reset input | I | Reset input pin. To reset the microcomputer, $\overline{\text { RESET pin should be held at an }}$ <br> "L" level for 16 cycles or more of XIN. |
| XIN | Clock input | I | Connect an oscillation circuit between the XIN and Xout pins. |
| Xout | Clock output | O | As for the connection method, refer to the "clock generating circuit". |
| AVss | Analog power supply input |  | Connect AVss to Vss. |
| VREF | Reference voltage input | I | Apply reference voltage of A/D to this pin. |
| P00-P07,P10-P17, | I/O port | I/O | Input "L" or "H" level, or keep open. |
| P20-P27,P30-P37, <br> P40-P43,P50-P57, |  |  |  |
| P60-P67 |  |  |  |
| P44 | RxD input | I | Serial data input pin. |
| P45 | TxD output | O | Serial data output pin. |
| P46 | ScLK input | I | Input "L" level. |
| P47 | BUSY output | O | BUSY signal output pin. |



Fig. 87 Connection for standard serial I/O mode 1 (M38049FFHFP/HP/KP)


Package type: 64P6N-A/64P6Q-A/64P6U-A

Fig. 88 Connection for standard serial I/O mode 2 (M38049FFHFP/HP/KP)


Fig. 89 Connection for standard serial I/O mode 1 (M38049FFHSP)


Fig. 90 Connection for standard serial I/O mode 2 (M38049FFHSP)


Fig. 91 Operating waveform for standard serial I/O mode 1


Fig. 92 Operating waveform for standard serial I/O mode 2

## NOTES ON PROGRAMMING

## Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1." After a reset, initialize flags which affect program execution. In particular, it is essential to initialize the index $X$ mode $(T)$ and the decimal mode (D) flags because of their effect on calculations.

## Interrupts

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

## Decimal Calculations

- To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.
- In decimal mode, the values of the negative ( N ), overflow ( V ), and zero (Z) flags are invalid.


## Timers

If a value $n$ (between 0 and 255) is written to a timer latch, the frequency division ratio is $1 /(n+1)$.

## Multiplication and Division Instructions

- The index $X$ mode ( $T$ ) and the decimal mode (D) flags do not affect the MUL and DIV instruction.
- The execution of these instructions does not change the contents of the processor status register.


## Ports

The contents of the port direction registers cannot be read. The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index $X$ mode flag $(T)$ is " 1 "
- The instruction with the addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instructions (ROR, CLB, or SEB, etc.) to a direction register.
Use instructions such as LDM and STA, etc., to set the port direction registers.


## Serial Interface

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the $\overline{\text { SRDY }}$ signal, set the transmit enable bit, the receive enable bit, and the $\overline{\text { SRDY }}$ output enable bit to "1."
Serial I/O continues to output the final bit from the TXD pin after transmission is completed. Sout2 pin for serial I/O2 goes to high impedance after transfer is completed.
When in serial I/Os 1 and 3 (clock-synchronous mode) or in serial I/O2, an external clock is used as synchronous clock, write transmission data to the transmit buffer register or serial I/O2 register, during transfer clock is "H."

## A/D Converter

The comparator uses capacitive coupling amplifier whose charge will be lost if the clock frequency is too low.
Therefore, make sure that $f(X I N)$ is at least on 500 kHz during an A/D conversion.
Do not execute the STP instruction during an A/D conversion.

## D/A Converter

The accuracy of the D/A converter becomes rapidly poor under the $\mathrm{Vcc}=4.0 \mathrm{~V}$ or less condition; a supply voltage of $\mathrm{Vcc} \geq 4.0 \mathrm{~V}$ is recommended. When a D/A converter is not used, set all values of D/Ai conversion registers $(i=1,2)$ to "0016."

## Instruction Execution Time

The instruction execution time is obtained by multiplying the period of the internal clock $\phi$ by the number of cycles needed to execute an instruction.
The number of cycles required to execute an instruction is shown in the list of machine instructions.
The period of the internal clock $\phi$ is double of the XIN period in high-speed mode.

## NOTES ON USAGE

## Handling of Power Source Pins

In order to avoid a latch-up occurrence, connect a capacitor suitable for high frequencies as bypass capacitor between power source pin (Vcc pin) and GND pin (Vss pin), and between power source pin (Vcc pin) and analog power source input pin (AVss pin). Besides, connect the capacitor to as close as possible. For bypass capacitor which should not be located too far from the pins to be connected, a ceramic capacitor of $0.01 \mu \mathrm{~F}-0.1 \mu \mathrm{~F}$ is recommended.

## Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.
In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the power source voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

## Flash Memory Version

The CNVss pin determines the flash memory mode. To improve the noise reduction, connect a track between CNVss pin and Vss pin or Vcc pin with 1 to $10 \mathrm{k} \Omega$ resistance. The mask ROM version track of CNVss pin has no operational interference even if it is connected to Vss pin or Vcc pin via a resistor.

## Electric Characteristic Differences Between Mask ROM and Flash Memory Version MCUs

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and Flash Memory version MCUs due to the difference in the manufacturing processes, built-in ROM, and layout pattern etc. When manufacturing an application system with the Flash Memory version and then switching to use of the Mask ROM version, please conduct evaluations equivalent to the system evaluations conducted for the flash memory version.

## DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:
1.Mask ROM Confirmation Form *
2.Mark Specification Form *
3. Data to be written to ROM, in EPROM form (three identical copies)

* For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/en/rom).


## ELECTRICAL CHARACTERISTICS

## Absolute maximum ratings

Table 19 Absolute maximum ratings

| Symbol | Parameter | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Power source voltages | All voltages are based on Vss. Output transistors are cut off. | -0.3 to 6.5 | V |
| VI | Input voltage $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27$, <br>  $\mathrm{P} 30, \mathrm{P} 31, \mathrm{P} 34-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47$, <br>  $\mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67$, VREF |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage P32, P33 |  | -0.3 to 5.8 | V |
| VI | Input voltage RESET, XIN |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage CNVss |  | -0.3 to Vcc +0.3 | V |
| Vo | Output voltage $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27$, <br> $\mathrm{P} 30, \mathrm{P} 31, \mathrm{P} 34-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47$,  <br> $\mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{XOUT}$  |  | -0.3 to Vcc +0.3 | V |
| Vo | Output voltage P32, P33 |  | -0.3 to 5.8 | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1000 (Note) | mW |
| Topr | Operating temperature |  | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | -65 to 125 | ${ }^{\circ} \mathrm{C}$ |

Note: This value is 300 mW except SP package.

## Recommended operating conditions

Table 20 Recommended operating conditions (1)
( $\mathrm{Vcc}=2.7$ to 5.5 V , Vss $=0 \mathrm{~V}, \mathrm{Ta}=\mathbf{- 2 0}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Vcc | Power source voltage (Note 1) | When start oscillating (Note 2) |  | 2.7 | 5.0 | 5.5 | V |
|  |  | High-speed mode$f(\phi)=f(X \text { IN }) / 2$ | $\mathrm{f}(\mathrm{XIN}) \leq 8.4 \mathrm{MHz}$ | 2.7 | 5.0 | 5.5 | V |
|  |  |  | $\mathrm{f}(\mathrm{XIN}) \leq 12.5 \mathrm{MHz}$ | 4.0 | 5.0 | 5.5 | V |
|  |  |  | $\mathrm{f}(\mathrm{XIN}) \leq 16.8 \mathrm{MHz}$ | 4.5 | 5.0 | 5.5 | V |
|  |  | Middle-speed mode$f(\phi)=f(X I N) / 8$ | $\mathrm{f}(\mathrm{XIN}) \leq 12.5 \mathrm{MHz}$ | 2.7 | 5.0 | 5.5 | V |
|  |  |  | $\mathrm{f}(\mathrm{XIN}) \leq 16.8 \mathrm{MHz}$ | 4.5 | 5.0 | 5.5 | V |
| Vss | Power source voltage |  |  |  | 0 |  | V |
| VIH | $\begin{aligned} & \text { "H" input voltage } \\ & \text { P00-P07, P10-P17, P20-P27, } \\ & \text { P30, P31, P34-P37, P40-P47, } \\ & \text { P50-P57, P60-P67 } \end{aligned}$ |  |  | 0.8 Vcc |  | Vcc | V |
| VIH | "H" input voltage P32, P33 |  |  | 0.8Vcc |  | 5.5 | V |
| VIH | "H" input voltage (when ${ }^{2} \mathrm{C}$-BUS input level is selected) SDA, SCL |  |  | 0.7Vcc |  | 5.5 | V |
| VIH | "H" input voltage (when SMBUS input level is selected) SDA, SCL |  |  | 1.4 |  | 5.5 | V |
| VIH | "H" input voltage RESET, XIN, CNVss |  |  | 0.8Vcc |  | Vcc | V |
| VIH | "H" input voltage XCIN |  |  | 2 |  | Vcc | V |
| VIL | $\begin{aligned} & \text { "L" input voltage } \\ & \text { P00-P07, P10-P17, P20-P27, } \\ & \text { P30-P37,P40-P47, } \\ & \text { P50-P57, P60-P67 } \end{aligned}$ |  |  | 0 |  | 0.2Vcc | V |
| VIL | "L" input voltage <br> (when $\mathrm{I}^{2} \mathrm{C}$-BUS input level is selected) <br> SDA, SCL |  |  | 0 |  | 0.3Vcc | V |
| VIL | "L" input voltage <br> (when SMBUS input level is selected) <br> SDA, SCL |  |  | 0 |  | 0.6 | V |
| VIL | "L" input voltage RESET, CNVss |  |  | 0 |  | 0.2Vcc | V |
| VIL | "L" input voltage XIN |  |  |  |  | 0.16Vcc | V |
| VIL | "L" input voltage XCIN |  |  |  |  | 0.4 | V |

Notes 1: When using A/D converter, see A/D converter recommended operating conditions.
2: The start voltage and the start time for oscillation depend on the using oscillator, oscillation circuit constant value and operating temperature range, etc.. Particularly a high-frequency oscillator might require some notes in the low voltage operation.

Table 21 Recommended operating conditions (2)
( $\mathrm{Vcc}=2.7$ to 5.5 V , Vss $=0 \mathrm{~V}, \mathrm{Ta}=\mathbf{- 2 0}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| f (XIN) | Main clock input oscillation frequency (Note 1) | High-speed mode$f(\phi)=f(X I N) / 2$ | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ |  |  | $\frac{(9 \times V C c-0.3) \times 1.05}{3}$ | MHz |
|  |  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ |  |  | $\frac{(24 \times \mathrm{Vcc}-60) \times 1.05}{3}$ | MHz |
|  |  |  | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |  |  | 16.8 | MHz |
|  |  | Middle-speed mode$f(\phi)=f(X I N) / 8$ | $2.7 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ |  |  | $\frac{(15 \times V C C+39) \times 1.1}{7}$ | MHz |
|  |  |  | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |  |  | 16.8 | MHz |
| $\mathrm{f}(\mathrm{XCIN})$ | Sub-clock input oscillation frequency (Notes 1, 2) |  |  |  | 32.768 | 50 | kHz |

Notes 1: When the oscillation frequency has a duty cycle of $50 \%$.
2: When using the microcomputer in low-speed mode, set the sub-clock input oscillation frequency on condition that $f(X \mathrm{XIN})<\mathrm{f}(\mathrm{XIN}) / 3$.

Table 22 Recommended operating conditions (3)
( $\mathrm{Vcc}=2.7$ to 5.5 V , Vss $=0 \mathrm{~V}, \mathrm{Ta}=\mathbf{- 2 0}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\Sigma \mathrm{IOH}$ (peak) | "H" total peak output current | P00-P07, P10-P17, P20-P27, P30, P31, P34-P37 (Note 1) |  |  | -80 | mA |
| $\Sigma \mathrm{IOH}$ (peak) | "H" total peak output current | P40-P47, P50-P57, P60-P67 (Note 1) |  |  | -80 | mA |
| ミlOL(peak) | "L" total peak output current | P00-P07, P10-P17, P30-P37 (Note 1) |  |  | 80 | mA |
| ミloL(peak) | "L" total peak output current | P20-P27 (Note 1) |  |  | 80 | mA |
| $\Sigma \mathrm{lOL}$ (peak) | "L" total peak output current | P40-P47, P50-P57, P60-P67 (Note 1) |  |  | 80 | mA |
| £ $\mathrm{lOH}(\mathrm{avg}$ ) | "H" total average output current | P00-P07, P10-P17, P20-P27, P30, P31, P34-P37 (Note 1) |  |  | -40 | mA |
| $\Sigma \mathrm{IOH}(\mathrm{avg})$ | "H" total average output current | P40-P47,P50-P57, P60-P67 (Note 1) |  |  | -40 | mA |
| ElOL(avg) | "L" total average output current | P00-P07, P10-P17, P30-P37 (Note 1) |  |  | 40 | mA |
| ElOL(avg) | "L" total average output current | P20-P27 (Note 1) |  |  | 40 | mA |
| ElOL(avg) | "L" total average output current | P40-P47,P50-P57, P60-P67 (Note 1) |  |  | 40 | mA |
| IOH (peak) | "H" peak output current | $\begin{aligned} & \text { P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, } \\ & \text { P40-P47, P50-P57, P60-P67 (Note 2) } \end{aligned}$ |  |  | -10 | mA |
| IOL(peak) | "L" peak output current | $\begin{aligned} & \mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 30-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47, \text { P50-P57, } \\ & \mathrm{P} 60-\mathrm{P} 67 \text { (Note 2) } \end{aligned}$ |  |  | 10 | mA |
| IOL(peak) | "L" peak output current | P20-P27 (Note 2) |  |  | 20 | mA |
| IOH (avg) | "H" average output current | $\begin{aligned} & \text { P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, } \\ & \text { P40-P47, P50-P57, P60-P67 (Note 3) } \end{aligned}$ |  |  | -5 | mA |
| IOL(avg) | "L" average output current | $\begin{aligned} & \text { P00-P07, P10-P17, P30-P37, P40-P47, P50-P57, } \\ & \text { P60-P67 (Note 3) } \end{aligned}$ |  |  | 5 | mA |
| IOL(avg) | "L" average output current | P20-P27 (Note 3) |  |  | 10 | mA |

Notes 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms . The total peak current is the peak value of all the currents.
2: The peak output current is the peak current flowing in each port.
3: The average output current $\operatorname{loL}(\mathrm{avg}), \mathrm{IOH}(\mathrm{avg})$ are average value measured over 100 ms .

## Electrical characteristics

Table 23 Electrical characteristics (1)
(Vcc = 2.7 to 5.5 V , $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=\mathbf{- 2 0}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | ```"H" output voltage P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67 (Note 1)``` | $\begin{aligned} & \mathrm{IOH}=-10 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | Vcc-2.0 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{IOH}=-1.0 \mathrm{~mA} \\ & \mathrm{VCC}=1.8 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | Vcc-1.0 |  |  | V |
| Vol | $\begin{aligned} & \text { "L" output voltage } \\ & \text { P00-P07, P10-P17, P20-P27, } \\ & \text { P30-P37, P40-P47, P50-P57, } \\ & \text { P60-P67 } \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=10 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 2.0 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1.6 \mathrm{~mA} \\ & \mathrm{VCC}=1.8 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 1.0 | V |
| Vol | "L" output voltage P20-P27 | $\begin{aligned} & \mathrm{IOL}=20 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 2.0 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1.6 \mathrm{~mA} \\ & \mathrm{VCC}=1.8 \mathrm{to} 5.5 \mathrm{~V} \end{aligned}$ |  |  | 0.4 | V |
|  | Hysteresis CNTR0, CNTR1, CNTR2, INT0-INT4 |  |  | 0.4 |  | V |
| $\mathrm{V}^{+}+\mathrm{V}^{\text {T- }}$ | Hysteresis <br> RxD1, Sclk1, Sin2, Sclk2, RxD3, Sclk3 |  |  | 0.5 |  | V |
|  | Hysteresis RESET |  |  | 0.5 |  | V |
| IIH | ```"H" input current P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67``` | $\mathrm{VI}=\mathrm{Vcc}$ <br> (Pin floating. Pull-up transistors "off") |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current RESET, CNVss | $\mathrm{VI}=\mathrm{VCC}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current XIN | $\mathrm{VI}=\mathrm{Vcc}$ |  | 4.0 |  | $\mu \mathrm{A}$ |
| IIL | ```"L" input current P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67``` | $\mathrm{VI}=\mathrm{VSS}$ <br> (Pin floating. Pull-up transistors "off") |  |  | $-5.0$ | $\mu \mathrm{A}$ |
| IIL | "L" input current RESET,CNVss | $\mathrm{VI}=\mathrm{Vss}$ |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current XIN | $\mathrm{VI}=\mathrm{VSS}$ |  | -4.0 |  | $\mu \mathrm{A}$ |
| IIL | ```"L" input current (at Pull-up) P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67``` | $\begin{aligned} & \mathrm{VI}=\mathrm{VsS} \\ & \mathrm{Vcc}=5.0 \mathrm{~V} \end{aligned}$ | -80 | -210 | -420 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{VI}=\mathrm{VSS} \\ & \mathrm{VCC}=3.0 \mathrm{~V} \end{aligned}$ | -30 | -70 | -140 | $\mu \mathrm{A}$ |
| Vram | RAM hold voltage | When clock stopped | 1.8 |  | Vcc | V |

Note 1: P35 is measured when the P35/TxD3 P-channel output disable bit of the UART3 control register (bit 4 of address 003316) is " 0 ". P45 is measured when the P45/TxD1 P-channel output disable bit of the UART1 control register (bit 4 of address 001B16) is " 0 ".

Table 24 Electrical characteristics (2)
(Vcc = 2.7 to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ (Stoped in middle-speed mode), Output transistors "off", AD converter not operated)

| Symbol | Parameter | Test conditions |  |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ. | Max. |  |
| ICC | Power source current | High-speed mode | $\mathrm{Vcc}=5 \mathrm{~V}$ | $f(X I N)=16.8 \mathrm{MHz}$ |  | 5.5 | 8,3 | mA |
|  |  |  |  | $f(X I N)=12.5 \mathrm{MHz}$ |  | 4.5 | 6.8 | mA |
|  |  |  |  | $f(\mathrm{XIN})=8.4 \mathrm{MHz}$ |  | 3.5 | 5.3 | mA |
|  |  |  |  | $\mathrm{f}(\mathrm{XIN})=4.2 \mathrm{MHz}$ |  | 2.2 | 3.3 | mA |
|  |  |  |  | $\mathrm{f}(\mathrm{XIN})=16.8 \mathrm{MHz}$ (in WIT state) |  | 2.2 | 3.3 | mA |
|  |  |  | $\mathrm{Vcc}=3 \mathrm{~V}$ | $f(X I N)=8.4 \mathrm{MHz}$ |  | 2.7 | 4.1 | mA |
|  |  |  |  | $\mathrm{f}(\mathrm{XIN})=4.2 \mathrm{MHz}$ |  | 1.8 | 2.7 | mA |
|  |  |  |  | $f(X I N)=2.1 \mathrm{MHz}$ |  | 1.1 | 1.7 | mA |
|  |  | Middle-speed mode | $\mathrm{VCC}=5 \mathrm{~V}$ | $f(X I N)=16.8 \mathrm{MHz}$ |  | 3.0 | 4.5 | mA |
|  |  |  |  | $f(X I N)=12.5 \mathrm{MHz}$ |  | 2.4 | 3.6 | mA |
|  |  |  |  | $\mathrm{f}(\mathrm{XIN})=8.4 \mathrm{MHz}$ |  | 2.0 | 3.0 | mA |
|  |  |  |  | $\mathrm{f}(\mathrm{XIN})=16.8 \mathrm{MHz}$ (in WIT state) |  | 2.1 | 3.2 | mA |
|  |  |  | $\mathrm{VCC}=3 \mathrm{~V}$ | $f(X I N)=12.5 \mathrm{MHz}$ |  | 1.7 | 2.6 | mA |
|  |  |  |  | $f(X \mathrm{IN})=8.4 \mathrm{MHz}$ |  | 1.5 | 2.3 | mA |
|  |  |  |  | $\mathrm{f}(\mathrm{XIN})=6.3 \mathrm{MHz}$ |  | 1.3 | 2.0 | mA |
|  |  | Low-speed mode | $\mathrm{VCC}=5 \mathrm{~V}$ | $f($ XIN $)=$ stopped |  | 410 | 630 | $\mu \mathrm{A}$ |
|  |  |  |  | In WIT state |  | 4.5 | 6.8 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{VCC}=3 \mathrm{~V}$ | $f($ XIN $)=$ stopped |  | 400 | 600 | $\mu \mathrm{A}$ |
|  |  |  |  | In WIT state |  | 3.7 | 5.6 | $\mu \mathrm{A}$ |
|  |  | In STP state <br> (All oscillation stopped) |  | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 0.55 | 3.0 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{Ta}=85^{\circ} \mathrm{C}$ |  | 0.75 |  | $\mu \mathrm{A}$ |
|  |  | Increment when A/D conversion is executed |  | $f(\mathrm{XIN})=16.8 \mathrm{MHz}, \mathrm{Vcc}=5 \mathrm{~V}$ In Middle-, high-speed mode |  | 1000 |  | $\mu \mathrm{A}$ |

## A/D converter characteristics

Table 25 A/D converter recommended operating conditions
(VCC = 2.7 to 5.5 V, Vss = AVSS = $0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vcc | Power source voltage (When A/D converter is used) | 8-bit A/D mode (Note 1) | 2.7 | 5.0 | 5.5 | V |
|  |  | 10-bit A/D mode (Note 2) | 2.7 | 5.0 | 5.5 |  |
| VREF | Analog reference voltage |  | 2.0 |  | Vcc | V |
| AVSS | Analog power source voltage |  |  | 0 |  | V |
| VIA | Analog input voltage |  | 0 |  | Vcc | V |
| f (XIN) | Main clock oscillation frequency (When A/D converter is used) | $2.7 \leq \mathrm{VCC}<4.0 \mathrm{~V}$ | 0.5 |  | $\frac{(9 \times \mathrm{Vcc}-0.3) \times 1.05}{3}$ | MHz |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 0.5 |  | $\frac{(24 \times \mathrm{Vcc}-60) \times 1.05}{3}$ |  |
|  |  | $4.5 \leq \mathrm{VCC} \leq 5.5 \mathrm{~V}$ | 0.5 |  | 16.8 |  |

Note 1: 8 -bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is " 1 ".
2: 10-bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is " 0 ".

Table 26 A/D converter characteristics
(VCC = 2.7 to 5.5 V, Vss = AVss = $0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| - | Resolution | 8-bit A/D mode (Note 1) |  |  |  | 8 | bit |
|  |  | 10-bit A/D mode (Note 2) |  |  |  | 10 |  |
| - | Absolute accuracy (excluding quantization error) | 8-bit A/D mode (Note 1) | $2.7 \leq$ VREF $\leq 5.5 \mathrm{~V}$ |  |  | $\pm 2$ | LSB |
|  |  | 10-bit A/D mode (Note 2) | $2.7 \leq$ VREF $\leq 5.5 \mathrm{~V}$ |  |  | $\pm 4$ |  |
| tCONV | Conversion time | 8-bit A/D mode (Note 1) |  |  |  | 50 | 2tc(XIN) |
|  |  | 10-bit A/D mode (Note 2) |  |  |  | 61 |  |
| RLadder | Ladder resistor |  |  | 12 | 35 | 100 | $\mathrm{k} \Omega$ |
| IVREF | Reference power ${ }^{\text {at A/D converter operated }}$ | VREF $=5.0 \mathrm{~V}$ |  | 50 | 150 | 200 | $\mu \mathrm{A}$ |
|  | source input current at A/D converter stopped | VREF $=5.0 \mathrm{~V}$ |  |  |  | 5 | $\mu \mathrm{A}$ |
| II(AD) | A/D port inout current |  |  |  |  | 5 | $\mu \mathrm{A}$ |

Note 1: 8 -bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816 ) is " 1 ".
2: 10 -bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816 ) is " 0 ".

## D/A converter characteristics

Table 27 D/A converter characteristics
(Vcc = 2.7 to 5.5 V, VREF = 2.7 V to Vcc, Vss = AVss = $0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  |  |  | 8 | bit |
| - | Absolute accuracy | $4.0 \leq$ VREF $\leq 5.5 \mathrm{~V}$ |  |  |  | 1.0 | \% |
|  |  | $2.7 \leq$ VREF $<4.0 \mathrm{~V}$ |  |  |  | 2.5 | \% |
| tsu | Setting time |  |  |  |  | 3 | $\mu \mathrm{s}$ |
| RO | Output resistor |  |  | 2 | 3.5 | 5 | $\mathrm{k} \Omega$ |
| IVREF | Reference power source input current (Note 1) |  |  |  |  | 3.2 | mA |

Note 1: Using one D/A converter, with the value in the DA conversion register of the other D/A converter being "0016".

## Power source circuit timing characteristics

## Table 28 Power source circuit timing characteristics

(VCC = 2.7 to 5.5 V, VREF = 2.7 V to Vcc, Vss = AVss = 0 V , $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  | Unit |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. |  |  |
| $\operatorname{td}(\mathrm{P}-\mathrm{R})$ | Internal power source stable time at power-on | $2.7 \leq \mathrm{Vcc}<5.5 \mathrm{~V}$ |  |  | ms |  |

## Timing requirements and switching characteristics

Table 29 Timing requirements (1)
(Vcc = 2.7 to 5.5 V , Vss $=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tw( $\overline{\text { RESET }}$ ) | Reset input "L" pulse width |  | td(P-R) ms + 16 |  |  | XIN cycle |
| tc(XIN) | Main clock XIN input cycle time | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 59.5 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 10000/(86Vcc-219) |  |  |  |
|  |  | $2.7 \leq \mathrm{VcC}<4.0 \mathrm{~V}$ | $26 \times 10^{3} /(82 \mathrm{Vcc}-3)$ |  |  |  |
| tWH(XIN) | Main clock XIN input "H" pulse width | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 25 |  |  | ns |
|  |  | $4.0 \leq \mathrm{VcC}<4.5 \mathrm{~V}$ | 4000/(86Vcc-219) |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 10000/(82Vcc-3) |  |  |  |
| tWL(XIN) | Main clock XIN input "L" pulse width | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 25 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 4000/(86Vcc-219) |  |  |  |
|  |  | $2.7 \leq \mathrm{VcC}<4.0 \mathrm{~V}$ | 10000/(82Vcc-3) |  |  |  |
| tc(XCIN) | Sub-clock XCIN input cycle time |  | 20 |  |  | $\mu \mathrm{s}$ |
| twh(XCIN) | Sub-clock XCIN input "H" pulse width |  | 5 |  |  | $\mu \mathrm{s}$ |
| twL(XCIN) | Sub-clock XCIN input "L" pulse width |  | 5 |  |  | $\mu \mathrm{s}$ |
| tc(CNTR) | CNTRo-CNTR2 input cycle time | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 120 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 160 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 250 |  |  |  |
| twh(CNTR) | CNTR0-CNTR2 input "H" pulse width | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 48 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 64 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 115 |  |  |  |
| twL(CNTR) | CNTRO-CNTR2 input "L" pulse width | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 48 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 64 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 115 |  |  |  |
| twh(INT) | INT00, INT01, INT1, INT2, INT3, INT40, INT41 input "H" pulse width | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 48 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 64 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 115 |  |  |  |
| tWL(INT) | INT00, INT01, INT1, INT2, INT3, INT40, INT41 input "L" pulse width | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 48 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 64 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 115 |  |  |  |

Table 30 Timing requirements (2)
(Vcc = 2.7 to $5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tc(SCLK1), tc(ScLK3) | Serial I/O1, serial I/O3 clock input cycle time (Note) | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 250 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 320 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 500 |  |  |  |
| twh(SCLK1), twH(SCLK3) | Serial I/O1, serial I/O3 clock input " H " pulse width (Note) | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 120 |  |  | ns |
|  |  | $4.0 \leq \mathrm{VcC}<4.5 \mathrm{~V}$ | 150 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 240 |  |  |  |
| twL(SCLK1), twL(SCLK3) | Serial I/O1, serial I/O3 clock input "L" pulse width (Note) | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 120 |  |  | ns |
|  |  | $4.0 \leq \mathrm{VcC}<4.5 \mathrm{~V}$ | 150 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 240 |  |  |  |
| $\begin{aligned} & \text { tsu(RxD1-ScLK1), } \\ & \text { tsu(RxD3-ScLK3) } \end{aligned}$ | Serial I/O1, serial I/O3 clock input setup time | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 70 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 90 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 100 |  |  |  |
| $\begin{aligned} & \operatorname{th}(\text { ScLK1-RxD1), } \\ & \text { th(ScLK3-RxD3) } \end{aligned}$ | Serial I/O1, serial I/O3 clock input hold time | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 32 |  |  | ns |
|  |  | $4.0 \leq \mathrm{VcC}<4.5 \mathrm{~V}$ | 40 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 50 |  |  |  |
| tc(Sclk2) | Serial I/O2 <br> clock input cycle time | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 500 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 650 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 1000 |  |  |  |
| twh(ScLK2) | Serial I/O2 <br> clock input "H" pulse width | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 200 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 260 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 400 |  |  |  |
| tWL(SCLK2) | Serial I/O2 <br> clock input "L" pulse width | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 200 |  |  | ns |
|  |  | $4.0 \leq \mathrm{VcC}<4.5 \mathrm{~V}$ | 260 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 400 |  |  |  |
| tsu(SIN2-SCLK2) | Serial I/O2 <br> clock input setup time | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 100 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 130 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 200 |  |  |  |
| th(SCLK2-SIN2) | Serial I/O2 <br> clock input hold time | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 100 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 130 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 150 |  |  |  |

Note : When bit 6 of address 001A16 and bit 6 of address 003216 are "1" (clock synchronous).
Divide this value by four when bit 6 of address 001A16 and bit 6 of address 003216 are " 0 " (UART).

Table 31 Switching characteristics
( $\mathrm{Vcc}=2.7$ to 5.5 V , $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=\mathbf{- 2 0}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)


Note: When the P45/TxD1 P-channel output disable bit of the UART1 control register (bit 4 of address 001B16) is " 0 ".


Fig. 93 Circuit for measuring output switching characteristics (1)


Fig. 94 Circuit for measuring output switching characteristics (2)


Fig. 95 Timing diagram (in single-chip mode)

Table 32 Multi-master $I^{2} \mathrm{C}$-BUS bus line characteristics

| Symbol | Parameter | Standard clock mode |  | High-speed clock mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| tBUF | Bus free time | 4.7 |  | 1.3 |  | $\mu \mathrm{s}$ |
| thD; STA | Hold time for START condition | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| tLow | Hold time for SCL clock = "0" | 4.7 |  | 1.3 |  | $\mu \mathrm{s}$ |
| tR | Rising time of both SCL and SDA signals |  | 1000 | $20+0.1 \mathrm{Cb}$ | 300 | ns |
| thD; DAT | Data hold time | 0 |  | 0 | 0.9 | $\mu \mathrm{s}$ |
| tHIGH | Hold time for SCL clock = "1" | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| tF | Falling time of both SCL and SDA signals |  | 300 | $20+0.1 \mathrm{Cb}$ | 300 | ns |
| tSU;DAT | Data setup time | 250 |  | 100 |  | ns |
| tSU;STA | Setup time for repeated START condition | 4.7 |  | 0.6 |  | $\mu \mathrm{s}$ |
| tSu;STO | Setup time for STOP condition | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |

Note: $\mathrm{Cb}=$ total capacitance of 1 bus line


Fig. 96 Timing diagram of multi-master $I^{2} C$-BUS

## PACKAGE OUTLINE

64P6N-A

| EIAJ Package Code | JEDEC Code | Weight(g) | Lead Material |
| :---: | :---: | :---: | :---: |
| QFP64-P-1414-0.80 | - | 1.11 | Alloy 42 |





Plastic 64pin $14 \times 14 \mathrm{~mm}$ body QFP


Recommended Mount Pad

| Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | - | - | 3.05 |
| A1 | 0 | 0.1 | 0.2 |
| A2 | - | 2.8 | - |
| b | 0.3 | 0.35 | 0.45 |
| c | 0.13 | 0.15 | 0.2 |
| $D$ | 13.8 | 14.0 | 14.2 |
| E | 13.8 | 14.0 | 14.2 |
| e | - | 0.8 | - |
| $H D$ | 16.5 | 16.8 | 17.1 |
| HE | 16.5 | 16.8 | 17.1 |
| L | 0.4 | 0.6 | 0.8 |
| L 1 | - | 1.4 | - |
| y | - | - | 0.1 |
| $\theta$ | $0^{\circ}$ | - | $10^{\circ}$ |
| b 2 | - | 0.5 | - |
| I 2 | 1.3 | - | - |
| MD | - | 14.6 | - |
| ME | - | 14.6 | - |

64P4B
Plastic 64pin 750mil SDIP

| EIAJ Package Code | JEDEC Code | Weight(g) | Lead Material |
| :---: | :---: | :---: | :---: |
| SDIP64-P-750-1.78 | - | 7.9 | Alloy 42/Cu Alloy |



| Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | - | - | 5.08 |
| A1 | 0.38 | - | - |
| A2 | - | 3.8 | - |
| b | 0.4 | 0.5 | 0.59 |
| b1 | 0.9 | 1.0 | 1.3 |
| b2 | 0.65 | 0.75 | 1.05 |
| C | 0.2 | 0.25 | 0.32 |
| D | 56.2 | 56.4 | 56.6 |
| E | 16.85 | 17.0 | 17.15 |
| e | - | 1.778 | - |
| e1 | - | 19.05 | - |
| L | 2.8 | - | - |
| $\theta$ | $0^{\circ}$ | - | $15^{\circ}$ |



## 64P6U-A

Plastic 64pin $14 \times 14 \mathrm{~mm}$ body LQFP



RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Blidg, 2-6--2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's Renesas Technology Corp. convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
2. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
3. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
4. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials
5. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
6. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
http://www.renesas.com

## RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

## Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
Unit2607 Ruijing Building, No. 205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, \#06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

