## M52791SP/FP <br> AV Switch with $I^{2} \mathrm{C}$ Bus Control

## Description

The M52791 is AV switch semiconductor integrated circuit with $\mathrm{I}^{2} \mathrm{C}$ bus control.
This IC contains 1-channels of 4-input audio switches and 1-channels of 4-input video switches. Each audio switches and video switches can be controlled independently.

The video switches contain amplifiers can be controlled a gain of output 0 dB or 6 dB .

## Features

- Video and stereo sound switches in one package
- Wide frequency range (video switch): DC to 20 MHz
- High separation (video switch): Crosstalk -60 dB (Typ) at 1 MHz
- Two types of packages are provided: SDIP with a lead pitch of 1.778 mm (M52791SP); and SSOP with a lead pitch of 0.8 mm (M52791FP).


## Application

Video equipment

## Recommended Operating Condition

| Supply voltage: | 4.7 V to 9.3 V |
| :--- | :--- |
| Rated supply voltage: | $5 \mathrm{~V}, 9 \mathrm{~V}$ |

Maximum output current: 49 mA (at 9 V )

## Block Diagram



## Pin Arrangement



Outline: 36P4E
Lead pitch: 1.778 mm


Outline: PRSP0036GA-B (36P2R-D) Lead pitch: 0.8 mm

## Pin Description

| Pin <br> No. | Name | Peripheral Circuit Pins | DC Voltage (V) | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\text {cc }}$ | - | 9 V | 5 to 9 V |
| $\begin{gathered} 2 \\ 6 \\ 6 \\ 7 \\ 11 \\ 12 \\ 16 \\ 32 \\ 36 \end{gathered}$ | $\begin{aligned} & \text { VIDEO } 2 \text { IN } \\ & \text { Y } 2 \text { IN } \\ & \text { VIDEO } 3 \text { IN } \\ & \text { Y } 3 \text { IN } \\ & \text { VIDEO } 4 \text { IN } \\ & \text { Y } 4 \text { IN } \\ & \text { Y IN } \\ & \text { TUNER IN } \end{aligned}$ |  | 3.6 V | Clamp in |
| $\begin{gathered} \hline 3 \\ 5 \\ 8 \\ 8 \\ 10 \\ 13 \\ 15 \\ 33 \\ 35 \end{gathered}$ | Lch 2 IN <br> Rch 2 IN <br> Lch 3 IN <br> Rch 3 IN <br> Lch 4 IN <br> Rch 4 IN <br> Rch T IN <br> Lch T IN |  | 4.7 V |  |
| $\begin{gathered} 4 \\ 9 \\ 14 \\ 34 \end{gathered}$ | $\begin{aligned} & \text { C } 2 \mathrm{IN} \\ & \text { C } 3 \mathrm{IN} \\ & \text { C } 4 \mathrm{IN} \\ & \text { C IN } \end{aligned}$ |  | 4.7 V |  |
| 17 | DA |  | $\mathrm{V}_{\text {OL }} \max =0.4 \mathrm{~V}$ | At lin $=1 \mathrm{~mA}$ |
| 18 | BIAS |  | 4.2 V |  |
| 19 | GND | - | - |  |
| 20 | SCL |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \max =1.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}} \min =3.0 \mathrm{~V} \end{aligned}$ |  |


| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Name | Peripheral Circuit Pins | DC Voltage (V) | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 21 | SDA |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \max =1.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {IH }} \min .=3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}} \max .=0.4 \mathrm{~V} \end{aligned}$ | At lin $=3 \mathrm{~mA}$ |
| 22 | CHIP SELECT |  | SLAVE ADDRESS <br> 0 to $1.5 \mathrm{~V}: 90 \mathrm{H}$ <br> 2.5 to $\mathrm{V}_{\mathrm{Cc}}$ : 92 H <br> OPEN: 90H |  |
| $\begin{aligned} & 26 \\ & 28 \\ & 30 \end{aligned}$ | $\begin{array}{llll} \hline \text { Y } 11 & \text { OUT } \\ \text { C } 1 & \text { OUT } \\ \text { V } & \text { OUT } \end{array}$ |  | C OUT 4.0 V <br> V OUT <br> Y OUT <br> SYNC CHIP <br> DC $=2.9 \mathrm{~V}$ |  |
| $\begin{aligned} & \hline 23 \\ & 24 \\ & 25 \end{aligned}$ | $\begin{aligned} & \hline \text { C } 2 \text { OUT } \\ & \text { V } 2 \text { OUT } \\ & \text { Y } 2 \text { OUT } \end{aligned}$ |  | C OUT 3.3 V <br> V OUT <br> Y OUT <br> SYNC CHIP $\mathrm{DC}=2.2 \mathrm{~V}$ |  |
| $\begin{aligned} & \hline 27 \\ & 29 \end{aligned}$ | Rch 1 OUT <br> Lch 1 OUT |  | 4.0 V |  |
| 31 | Y/C SEPA |  | SYNC CHIP $\mathrm{DC}=2.9 \mathrm{~V}$ |  |

## $I^{2} \mathrm{C}$ Bus

$I^{2} \mathrm{C}$ Bus (Inter IC Bus) is multi master bus system developed by PHILIPS. Two wires (SDA-serial data, SCL-serial clock) realize functions of start, stop, transferring data, synchronization and arbitration. The output stages of device connected to the bus must have an open drain or open collector in order to perform the wired-AND function.


Note: S: Start condition, a high to low transition of the SDA line while SCL is high $P$ : Stop condition, a low to high transition of the SDA line while SCL is high A: Acknowledge

Every byte put on the SDA line must be 8-bits long. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first. The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW.

## Control

This IC controls 2-channel switches with 2-byte data (DATA1 and DATA2). Video switches are controlled by DATA1. Audio switches are controlled by DATA2.


Slave address


## Data Byte Format

## M52791 FUNCTION TABLE

| S | SLAVE ADDRESS | A | DATA (D7 to D0) | A | DATA (DF to D8) | A | P |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## SLAVE ADDRESS

| SLAVE ADDRESS | A6 | A5 | A4 | A3 | A2 | A1 | A0 | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 1 | 0 | 0 | $0 / 1$ | 0 |

DATA1 (D7 to D0) CONT

| DATA CONT | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 FIX | 0 FIX | SEPA AMP | Y/C AMP | V AMP1 | S/N | VIDEO SW CONT |  |

VIDEO SW CONT

| DATA |  |  | OUT |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| S/N (S:1) | V-SW |  | V OUT |  |  |
| D2 | D1 | D0 | Y/C SEPA | Y OUT | C OUT |
| 0 | 0 | 0 | TIN | Y IN | C IN |
| 0 | 0 | 1 | $V 2 \mathrm{IN}$ | Y IN | C IN |
| 0 | 1 | 0 | $V 3 \mathrm{IN}$ | Y IN | C IN |
| 0 | 1 | 1 | $V 4 \mathrm{IN}$ | Y IN | C IN |
| 1 | 0 | 0 | Y/C MIX T | Y IN | C IN |
| 1 | 0 | 1 | Y/C MIX 2 | Y 2 IN | C 2 IN |
| 1 | 1 | 0 | Y/C MIX 3 | Y 3 IN | C 3 IN |
| 1 | 1 | 1 | Y/C MIX4 | Y 4 IN | C 4 IN |

## AMP GAIN CONT

| DATA | AMP | DATA | AMP | DATA | AMP |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D5 | SEPA AMP | D4 | Y/C AMP | D3 | V AMP |
| 0 | 0 dB | 0 | 0 dB | 0 | 0 dB |
| 1 | 6 dB | 1 | 6 dB | 1 | 6 dB |

DATA2 (DF to D8) CONT

| DATA CONT | DF | DE | DD | DC | DB | DA | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | AUDIO MODE | 0 FIX | 0 FIX | 0 FIX | $1 / O$ | AUDIO SW CONT |  |  |

## AUDIO SW CONT

| MODE |  | MUTE |  | R/R |  | L/L |  | NORMAL |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DATA |  | OUT |  | OUT |  | OUT |  | OUT |  |
| D9 | D8 | Lch OUT 1 | Rch OUT 1 | Lch OUT 1 | Rch OUT 1 | Lch OUT 1 | Rch OUT 1 | Lch OUT 1 | Rch OUT 1 |
| 0 | 0 | MUTE | MUTE | Rch T IN | Rch T IN | Lch T IN | Lch T IN | Lch T IN | Rch T IN |
| 0 | 1 | MUTE | MUTE | Rch 2 IN | Rch 2 IN | Lch 2 IN | Lch 2 IN | Lch 2 IN | Rch 2 IN |
| 1 | 0 | MUTE | MUTE | Rch 3 IN | Rch 3 IN | Lch 3 IN | Lch 3 IN | Lch 3 IN | Rch 3 IN |
| 1 | 1 | MUTE | MUTE | Rch 4 IN | Rch 4 IN | Lch 4 IN | Lch 4 IN | Lch 4 IN | Rch 4 IN |

I/O CONT

| DATA | OUT |
| :---: | :---: |
| DA | DA OUT |
| 0 | HIGH |
| 1 | LOW |

AUDIO MODE CONT

| DATA |  | MODE |  |
| :---: | :---: | :--- | :---: |
| DF | DE |  | MUTE |  |
| 0 | 0 |  |  |
| 0 | 1 | L/L |  |
| 1 | 0 | NORMAL |  |
| 1 | 1 |  |  |

## Electrical Characteristics

$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=9 \mathrm{~V}\right.$, unless otherwise noted)

| Item | Symbol | Min | Typ | Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{Cc}}$ | 4.7 | - | 9.3 | V |  |
| Circuit current | $\mathrm{I}_{\mathrm{CC}}$ | - | 49 | 64 | mA | $\mathrm{V}_{\mathrm{CC}}=9 \mathrm{~V}, \mathrm{Vin}=0 \mathrm{Vp}-\mathrm{p}, \mathrm{RI}=\infty \Omega$ |
|  |  | - | 42 | 55 |  | $\mathrm{V}_{\text {cC }}=5 \mathrm{~V}, \mathrm{Vin}=0 \mathrm{Vp}-\mathrm{p}, \mathrm{RI}=\infty \Omega$ |
| Video |  |  |  |  |  |  |
| Voltage gain | G | -0.5 | 0 | 0.5 | dB | $\mathrm{f}=100 \mathrm{kHz}, 1 \mathrm{Vp-p}(0 \mathrm{~dB})\left(\mathrm{T} \rightarrow \mathrm{V}_{\text {10ut }}\right)$ |
|  |  | 5.5 | 6 | 6.5 |  | $\mathrm{f}=100 \mathrm{kHz}, 1 \mathrm{Vp-p}(6 \mathrm{~dB})\left(\mathrm{T} \rightarrow \mathrm{V}_{\text {10ut }}\right)$ |
|  |  | -0.5 | 0 | 0.5 |  | $\mathrm{f}=100 \mathrm{kHz}, 1 \mathrm{Vp-p}(0 \mathrm{~dB})\left(\mathrm{Y} \rightarrow \mathrm{V}_{\text {10ut }}\right)$ |
|  |  | 5.5 | 6 | 6.5 |  | $\mathrm{f}=100 \mathrm{kHz}, 1 \mathrm{Vp-p}(6 \mathrm{~dB})\left(\mathrm{Y} \rightarrow \mathrm{V}_{10 \mathrm{O}}\right)$ |
| Frequency characteristics | F | -2.0 | 0 | 2.0 | dB | $\mathrm{f}=10 \mathrm{MHz} / 100 \mathrm{kHz}, 1 \mathrm{Vp-p}(0 \mathrm{~dB})\left(\mathrm{T} \rightarrow \mathrm{V}_{\text {10ut }}\right)$ |
|  |  | -2.0 | 0 | 2.0 |  | $\mathrm{f}=10 \mathrm{MHz} / 100 \mathrm{kHz}, 1 \mathrm{Vp-p}(6 \mathrm{~dB})\left(\mathrm{T} \rightarrow \mathrm{V}_{\text {10UT }}\right)$ |
|  |  | -2.0 | 0 | 2.0 |  | $\mathrm{f}=10 \mathrm{MHz} / 100 \mathrm{kHz}, 1 \mathrm{Vp}-\mathrm{p}(0 \mathrm{~dB})\left(\mathrm{Y} \rightarrow \mathrm{V}_{\text {10ut }}\right)$ |
|  |  | -2.0 | 0 | 2.0 |  | $\mathrm{f}=10 \mathrm{MHz} / 100 \mathrm{kHz}$, $1 \mathrm{Vp-p}(6 \mathrm{~dB})\left(\mathrm{Y} \rightarrow \mathrm{V}_{\text {10ut }}\right)$ |
| Dynamic range | D | 4 | - | - | Vp-p | $\mathrm{V}_{\mathrm{cc}}=9 \mathrm{~V}(0 \mathrm{~dB})\left(\mathrm{T} \rightarrow \mathrm{V}_{10 \mathrm{O}}\right)$ |
|  |  | 2 | - | - |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}(0 \mathrm{~dB})\left(\mathrm{T} \rightarrow \mathrm{V}_{\text {1OUT }}\right)$ Maximum with |
|  |  | 4 | - | - |  | $\mathrm{V}_{\mathrm{CC}}=9 \mathrm{~V}(0 \mathrm{~dB})\left(\mathrm{Y} \rightarrow \mathrm{V}_{\text {1OUT }}\right)$ distortion |
|  |  | 2 | - | - |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}(0 \mathrm{~dB})\left(\mathrm{Y} \rightarrow \mathrm{V}_{\text {1OUT }}\right) \quad<1.0 \%$ |
| Input impedance | $\mathrm{Z}_{\text {IC }}$ | 14 | 20 | 26 | $\mathrm{k} \Omega$ | (C, $\mathrm{C}_{2}, \mathrm{C}_{3}, \mathrm{C}_{4}$ ) |
|  | $\mathrm{Z}_{\text {IV }}$ | - | - | - |  | Clamp in ( $\mathrm{T}, \mathrm{V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{4}$ ) |
|  | $Z_{\text {IY }}$ | - | - | - |  | Clamp in ( $\mathrm{Y}, \mathrm{Y}_{2}, \mathrm{Y}_{3}, \mathrm{Y}_{4}$ ) |
| Crosstalk | CT | - | -60 | -54 | dB | $\mathrm{f}=1 \mathrm{MHz}, 1 \mathrm{Vp}-\mathrm{p} \mathrm{T} \rightarrow \mathrm{V}_{\text {10ut }}$ (at $\mathrm{V}_{2}$ mode) |
| Audio |  |  |  |  |  |  |
| Voltage gain | G | -0.5 | 0 | 0.5 | dB | $\mathrm{f}=1 \mathrm{kHz}, 1 \mathrm{Vp}-\mathrm{p}\left(\mathrm{V}_{\mathrm{CC}} 9 \mathrm{~V}\right)\left(\mathrm{R}_{\mathrm{T} \rightarrow} \rightarrow \mathrm{R}_{1 \text { IOUT }}\right)$ |
|  |  | -0.5 | 0 | 0.5 |  | $\mathrm{f}=1 \mathrm{kHz}, 1 \mathrm{Vp}-\mathrm{p}\left(\mathrm{V}_{\mathrm{CC}} 5 \mathrm{~V}\right)\left(\mathrm{R}_{\mathrm{T}} \rightarrow \mathrm{R}_{\text {10ut }}\right)$ |
| Frequency characteristics | F | -1 | 0 | 1 | dB | $\mathrm{f}=100 \mathrm{kHz} / 1 \mathrm{kHz}, 1 \mathrm{Vp}-\mathrm{p}\left(\mathrm{R}_{\mathrm{T}} \rightarrow \mathrm{R}_{\text {10uT }}\right)$ |
| Total harmonic distortion | THD | - | 0.01 | 0.05 | \% | $\begin{aligned} & \mathrm{f}=1 \mathrm{kHz}, 2 \mathrm{Vp}-\mathrm{p} \text {, at } 400 \mathrm{~Hz} \text { HPE }+30 \mathrm{kHz} \\ & \text { LPF ( } \left.\mathrm{R}_{\mathrm{T} \rightarrow} \rightarrow \mathrm{R}_{1 \text { 1OuT }}\right) \end{aligned}$ |
| Dynamic range | D | 5.5 | 6.0 | - | Vp-p | $\begin{aligned} & \mathrm{f}=1 \mathrm{kHz}, \text { Maximum with distortion }<0.5 \% \\ & \left(\mathrm{R}_{\mathrm{T} \rightarrow} \rightarrow \mathrm{R}_{\text {1OUT }}\right) \end{aligned}$ |
| Output DC offset voltage | $\mathrm{V}_{\text {OFF }}$ | -20 | 0 | 20 | mV | (MODE: $\mathrm{R}_{\mathrm{T}}, \mathrm{R}_{2}, \mathrm{R}_{3}, \mathrm{R}_{4} \rightarrow \mathrm{R}_{\text {10UT }}$ ) |
| Input impedance | Z1 | 22 | 30 | 38 | $\mathrm{k} \Omega$ | $\left(\mathrm{R}_{\mathrm{T}}, \mathrm{R}_{2}, \mathrm{R}_{3}, \mathrm{R}_{4}, \mathrm{~L}_{\mathrm{T}}, \mathrm{L}_{2}, \mathrm{~L}_{3}, \mathrm{~L}_{4}\right)$ |
| Crosstalk | CT | - | -90 | -84 | dB | $1 \mathrm{kHz}, 1 \mathrm{Vp}-\mathrm{p} \mathrm{R}_{\mathrm{T} \rightarrow \mathrm{R}_{10 u t} \text { (at } \mathrm{R}_{2} \text { mode) }}$ |
| $\mathrm{I}^{2} \mathrm{C}$ Bus control signal |  |  |  |  |  |  |
| Max. input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | 3.0 | - | 5.0 | V |  |
| Min. input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | 0.0 | - | 1.5 |  |  |
| Low level output voltage (SDA) | VoL | 0.0 | - | 0.4 |  | SDA $=3 \mathrm{~mA}$ |
| High level input current | $\mathrm{I}_{\mathrm{H}}$ | -10 | - | 10 | $\mu \mathrm{A}$ | SDA, SCL $=4.5 \mathrm{~V}$ |
| Low level input current | $\mathrm{I}_{\text {IL }}$ | -10 | - | 10 |  | SDA, SCL $=0.4 \mathrm{~V}$ |
| SCL clock frequency | $\mathrm{f}_{\mathrm{SCL}}$ | 0.0 | - | 100 | kHz |  |
| Time of bus must be free before a new transmission can start | tbuF | 4.7 | - | - | $\mu \mathrm{s}$ |  |
| Hold time at start condition | thd; STA | 4.0 | - | - |  |  |
| The low period of the clock | tow | 4.7 | - | - |  |  |
| The high period of the clock | thigh | 4.0 | - | - |  |  |
| Step-up time for start condition | $\mathrm{t}_{\text {su }}$; STA | 4.7 | - | - |  |  |

## Electrical Characteristics (cont.)

| Item | Symbol | Min | Typ | Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hold time DATA | $\mathrm{t}_{\text {HD }}$; DAT | 5.0 | - | - | ns |  |
| Setup time DATA | $\mathrm{t}_{\text {su }}$; DAT | 250 | - | - |  |  |
| Rise time of both SDA and SCL line | $\mathrm{t}_{\mathrm{R}}$ | - | - | 1000 |  |  |
| Fall time of both SDA and SCL line | $\mathrm{t}_{\mathrm{F}}$ | - | - | 300 |  |  |
| Setup time for stop condition | tsu; STO | 4.0 | - | - | $\mu \mathrm{S}$ |  |

## $I^{2} \mathrm{C}$ Bus Control Signal




## Note How To Use This IC

- Input signal with sufficient low impedance to input terminal.
- The capacitance of output terminal as small as possible.
- Set the capacitance between $\mathrm{V}_{\mathrm{CC}}$ and GND near the pins if possible.
- Assign an area as large as possible for grounding.


## Power-on Reset

- The M52791 has an internal power-on reset function that sets each control register to "0" during IC power ON.
- The power-on reset VTH has 2.5 V .


## Package Dimensions



RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs! maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble

1. Renesas Technology Corp. puts the maximer may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the tim publication of these mat that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

http://www.renesas.com

## RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

## Renesas Technology America, inc <br> 450 Holger Way, San Jose, CA 95134-1368, U.S.A <br> Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No. 1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898
Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, \#06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

## Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

