

# M5M5255DP,FP -45LL,-55LL,-70LL, -45XL,-55XL,-70XL

262,144-BIT (32,768-WORD BY 8-BIT) CMOS STATIC RAM

## DESCRIPTION

The M5M5255DP,FP is 262,144-bit CMOS static RAMs organized as 32,768-words by 8-bits which is fabricated using high-performance 3 polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS periphery results in a high density and low power static RAM. Stand-by current is small enough for battery back-up application. It is ideal for the memory systems which require simple interface.

## FEATURE

Type	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
M5M5255DP, FP-45LL	45ns	55mA (V <sub>CC</sub> =5.5V)	20μA (V <sub>CC</sub> =5.5V)
M5M5255DP, FP-55LL	55ns		
M5M5255DP, FP-70LL	70ns		
M5M5255DP, FP-45XL	45ns	55mA (V <sub>CC</sub> =5.5V)	5μA (V <sub>CC</sub> =5.5V)
M5M5255DP, FP-55XL	55ns		0.05μA (V <sub>CC</sub> =3.0V, Typical)
M5M5255DP, FP-70XL	70ns		

- Single +5V power supply
- No clocks, no refresh
- Data-Hold on +2.0V power supply
- Directly TTL compatible : all inputs and outputs
- Three-state outputs : OR-tie capability
- Simple memory expansion by /S1, S2
- Common Data I/O
- Battery backup capability
- Low stand-by current.....0.05μA(typ.)


## PACKAGE

M5M255DP : 28 pin 600 mil DIP  
M5M5255DFP : 28 pin 450 mil SOP

## APPLICATION

Small capacity memory units

### PIN CONFIGURATION (TOP VIEW)



# M5M5255DP,FP -45LL,-55LL,-70LL, -45XL,-55XL,-70XL

262,144-BIT (32,768-WORD BY 8-BIT) CMOS STATIC RAM

## FUNCTION

The operation mode of the M5M5255DP,FP is determined by a combination of the device control inputs /S1, S2 and /W. Each mode is summarized in the function table.

A write cycle is executed whenever the low level /W overlaps with the low level /S1 and the high level S2. The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of /W, /S1 or S2, whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained.


A read cycle is executed by setting /W at a high level while /S1 and S2 are in an active state(/S1="L", S2="H").

When setting /S1 at a high level or S2 at a low level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by /S1 and S2. The power supply current is reduced as low as the stand-by current which is specified as Icc3 or Icc4, and the memory data can be held at +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

## FUNCTION TABLE

/S1	S2	/W	Mode	DQ	Icc
H	X	X	Non selection	High-impedance	Stand-by
L	L	X	Non selection	High-impedance	Stand-by
L	H	L	Write	D <sub>IN</sub>	Active
L	H	H	Read	D <sub>OUT</sub>	Active

## FUNCTION TABLE



# M5M5255DP,FP -45LL,-55LL,-70LL, -45XL,-55XL,-70XL

262,144-BIT (32,768-WORD BY 8-BIT) CMOS STATIC RAM

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>cc</sub>	Supply voltage	With respect to GND	-0.3*~7.0	V
V <sub>i</sub>	Input voltage		-0.3*~V <sub>cc</sub> +0.3 (Max 7.0)	V
V <sub>o</sub>	Output voltage		0~V <sub>cc</sub>	V
P <sub>d</sub>	Power dissipation	T <sub>a</sub> =25°C	700	mW
T <sub>opr</sub>	Operating temperature		0~70	°C
T <sub>stg</sub>	Storage temperature		-65~150	°C

\* -3.0V in case of AC ( Pulse width 30ns )

## DC ELECTRICAL CHARACTERISTICS (T<sub>a</sub>=0~70°C, V<sub>cc</sub>=5V±10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage		2.2		V <sub>cc</sub> +0.3	V
V <sub>IL</sub>	Low-level input voltage		-0.3		0.8	V
V <sub>OH1</sub>	High-level output voltage 1	I <sub>OH</sub> =-1mA	2.4			V
V <sub>OH2</sub>	High-level output voltage 2	I <sub>OH</sub> =-0.1mA	V <sub>cc</sub> -0.5			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> =2mA			0.4	V
I <sub>i</sub>	Input current	V <sub>i</sub> =0~V <sub>cc</sub>			±1	uA
I <sub>o</sub>	Output current in off-state	/S <sub>1</sub> =V <sub>IH</sub> or S <sub>2</sub> =V <sub>IL</sub> or /OE=V <sub>IH</sub> V <sub>I/O</sub> =0~V <sub>cc</sub>			±1	uA
I <sub>cc1</sub>	Active supply current (AC, MOS level )	/S <sub>1</sub> 0.2V, S <sub>2</sub> >V <sub>cc</sub> -0.2V Other inputs<0.2V or >V <sub>cc</sub> -0.2V Output-open(duty 100%)	45ns	35	50	mA
			55ns	30	45	
			70ns	25	40	
I <sub>cc2</sub>	Active supply current (AC, TTL level )	/S <sub>1</sub> =V <sub>IL</sub> ,S <sub>2</sub> =V <sub>IH</sub> other inputs=V <sub>IH</sub> or V <sub>IL</sub> Output-open(duty 100%)	45ns	35	55	mA
			55ns	30	50	
			70ns	25	45	
I <sub>cc3</sub>	Stand-by current	S <sub>2</sub> 0.2V or /S <sub>1</sub> V <sub>cc</sub> -0.2V, S <sub>2</sub> V <sub>cc</sub> -0.2V other inputs=0~V <sub>cc</sub>	-LL		20	uA
			-XL		5	
I <sub>cc4</sub>	Stand-by current	/S <sub>1</sub> =V <sub>IH</sub> or S <sub>2</sub> =V <sub>IL</sub> , other inputs=0~V <sub>cc</sub>			3	mA

\* -3.0V in case of AC ( Pulse width 30ns )

## CAPACITANCE (T<sub>a</sub>=0~70°C, V<sub>cc</sub>=5V±10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C <sub>i</sub>	Input capacitance	V <sub>i</sub> =GND, V <sub>i</sub> =25mVrms, f=1MHz			6	pF
C <sub>o</sub>	Output capacitance	V <sub>o</sub> =GND, V <sub>o</sub> =25mVrms, f=1MHz			8	pF

Note 0: Direction for current flowing into an IC is positive (no mark).

1: Typical value is one at T<sub>a</sub> = 25°C.

2: C<sub>i</sub>, C<sub>o</sub> are periodically sampled and are not 100% tested.

# M5M5255DP,FP -45LL,-55LL,-70LL, -45XL,-55XL,-70XL

262,144-BIT (32,768-WORD BY 8-BIT) CMOS STATIC RAM

## AC ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, Vcc=5V±10%, unless otherwise noted)

### (1) MEASUREMENT CONDITIONS

Input pulse level.....V<sub>IH</sub>=2.4V,V<sub>IL</sub>=0.6V

Input rise and fall time.....5ns

Reference level.....V<sub>OH</sub>=V<sub>OL</sub>=1.5V

Output loads.....Fig.1,CL=30pF (-45LL,-45XL)

CL=50pF (-55LL,-55XL)

CL=100pF (-70LL,-70XL)

CL=5pF (for ten,t<sub>dis</sub>)

Transition is measured ±500mV from steady state voltage. (for ten,t<sub>dis</sub>)




Fig.1 Output load


### (2) READ CYCLE

Symbol	Parameter	Limits						Unit
		-45LL, XL		-55LL, XL		-70LL, XL		
		Min	Max	Min	Max	Min	Max	
t <sub>CR</sub>	Read cycle time	45		55		70		ns
t <sub>a(A)</sub>	Address access time		45		55		70	ns
t <sub>a(S1)</sub>	Chip select 1 access time		45		55		70	ns
t <sub>a(S2)</sub>	Chip select 2 access time		45		55		70	ns
t <sub>dis(S1)</sub>	Output disable time after /S <sub>1</sub> high		15		20		25	ns
t <sub>dis(S2)</sub>	Output disable time after S <sub>2</sub> low		15		20		25	ns
t <sub>en(S1)</sub>	Output enable time after /S <sub>1</sub> low	5		5		5		ns
t <sub>en(S2)</sub>	Output enable time after S <sub>2</sub> high	5		5		5		ns
t <sub>v(A)</sub>	Data valid time after address	10		10		10		ns


### (3) WRITE CYCLE

Symbol	Parameter	Limits						Unit
		-45LL, XL		-55LL, XL		-70LL, XL		
		Min	Max	Min	Max	Min	Max	
t <sub>cw</sub>	Write cycle time	45		55		70		ns
t <sub>w(W)</sub>	Write pulse width	35		40		50		ns
t <sub>su(A)</sub>	Address setup time	0		0		0		ns
t <sub>su(A-WH)</sub>	Address setup time with respect to /W	40		50		65		ns
t <sub>su(S1)</sub>	Chip select 1 setup time	40		50		65		ns
t <sub>su(S2)</sub>	Chip select 2 setup time	40		50		65		ns
t <sub>su(D)</sub>	Data setup time	20		25		30		ns
t <sub>h(D)</sub>	Data hold time	0		0		0		ns
t <sub>rec(W)</sub>	Write recovery time	0		0		0		ns
t <sub>dis(W)</sub>	Output disable time from /W low		15		20		25	ns
t <sub>en(W)</sub>	Output enable time from /W high	5		5		5		ns

**(4) TIMING DIAGRAMS**  
**Read cycle**




**Write cycle (/W control mode)**




# M5M5255DP,FP -45LL,-55LL,-70LL, -45XL,-55XL,-70XL

262,144-BIT (32,768-WORD BY 8-BIT) CMOS STATIC RAM

## Write cycle (/S1 control mode)



## Write cycle (S2 control mode)



Note 3 : Hatching indicates the state is "don't care".

4 : Writing is executed while S<sub>2</sub> high overlaps /S<sub>1</sub> and /W low.

5 : When the falling edge of /W is simultaneously or prior to the falling edge of /S<sub>1</sub> or rising edge of S<sub>2</sub>, the outputs are maintained in the high impedance state.

6 : Don't apply inverted phase signal externally when DQ pin is output mode.

# M5M5255DP,FP -45LL,-55LL,-70LL, -45XL,-55XL,-70XL

262,144-BIT (32,768-WORD BY 8-BIT) CMOS STATIC RAM

## POWER DOWN CHARACTERISTICS

### (1) ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, Vcc=5V±10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>CC(PD)</sub>	Power down supply voltage		2			V
V <sub>I(S1)</sub>	Chip select input /S <sub>1</sub>	2.2V V <sub>CC(PD)</sub>	2.2			V
		2V V <sub>CC(PD)</sub> 2.2V		V <sub>CC(PD)</sub>		V
V <sub>I(S2)</sub>	Chip select input S <sub>2</sub>	4.5V V <sub>CC(PD)</sub>			0.8	
		V <sub>CC(PD)</sub> <4.5V			0.2	
I <sub>CC(PD)</sub>	Power down supply current	V <sub>CC</sub> = 3V S <sub>2</sub> 0.2V or /S <sub>1</sub> V <sub>CC</sub> -0.2V, S <sub>2</sub> V <sub>CC</sub> -0.2V	-LL		10 (Note 7)	μA
			-XL	0.1	2 (Note 8)	

Note7: I<sub>CC(PD)</sub> = 1μA in case of Ta = 25°C


Note8: I<sub>CC(PD)</sub> = 0.5μA in case of Ta = 25°C

### (2) TIMING REQUIREMENTS (Ta = 0~70°C, Vcc=5V±10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>su(PD)</sub>	Power down set up time		0			ns
t <sub>rec(PD)</sub>	Power down recovery time		t <sub>CR</sub>			ns

### (3) POWER DOWN CHARACTERISTICS

#### /S<sub>1</sub> control mode



#### S<sub>2</sub> control mode

