Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

DESCRIPTION

The M5M5V408B is a family of low voltage 4-Mbit static RAMs organized as 524,288-words by 8-bit, fabricated by Mitsubishi's high-performance 0.25 μ m CMOS technology.

The M5M5V408B is suitable for memory applications where a simple interfacing, battery operating and battery

· Package:

M5M5V408BFP: 32 pin 525 mil SOP M5M5V408BTP: 32 pin 400mil TSOP(II)

M5M5V408BKV: 32 pin 8mm x13.4mm STSOP

FEATURES

- Single 2.7 ~ 3.6V power supply
- Small stand-by current: 0.3µA (3V,typ.)
- No clocks, No refresh
- Data retention supply voltage=2.0V to 3.6V
- All inputs and outputs are TTL compatible.
- Easy memory expansion by S#
- Common Data I/O
- Three-state outputs: OR-tie capability
- OE# prevents data contention in the I/O bus
- Process technology: 0.25µm CMOS

Version,	Part name	Power	Access	Sta	nd-by cı	urrent I	CC(PD),	Vcc=3	.0V	Activ e
Operating	(## stands for	supply	time	Typi	ical *		Limits	(max.))	current lcc1
temperature	"FP", "TP" or "KV")	suppry	(max.)	25°C	40°C	25°C	40°C	70°C	85°C	(3.0V, typ.*)
Standard	M5M5V408B## -70H	0 7 0 0 4	70ns	0.24	44	4	24	454		30mA
0 ~ 70°C	M5M5V408B## -85H	2.7 ~ 3.6V	85ns	0.3μΑ	1µA	1µA	ЗμА	15µA	-	(10MHz)
I-v ersion	M5M5V408B##-70HI	0.7. 0.01/	70ns	0.04	44	4	24	45	204	5mA
-40 ~ +85°C	M5M5V408B##-85HI	2.7 ~ 3.6V	85ns	0.3μΑ	1µA	1µA	ЗμΑ	15µA	30µA	(1MHz)


^{*}Typical values are sampled, and are not 100% tested.

PIN CONFIGURATION (TOP VIEW)



Outline 32P3K-B (STSOP)

Pin	Function
A0 ~ A18	Address input
DQ1 ~ DQ8	Data input / output
S# (S)	Chip select input
W# (W)	Write control input
OE# (OE)	Output enable input
Vcc	Power supply
GND	Ground supply



Outline 32P2M-A (SOP) 32P3Y-H (TSOP II)



4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

FUNCTION

The M5M5408BFP,TP,KV is organized as 524,288-words by 8-bit. These devices operate on a single +2.7~3.6V power supply, and are directly TTL compatible to both input and output. Its fully static circuit needs no clocks and no refresh, and makes it useful.

A write operation is executed during the S# low and W# low overlap time. The address(A0~A18) must be set up before the write cycle

A read operation is executed by setting W# at a high level and OE# at a low level while S# are in an active

When setting S# at a high level, the chips are in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips. Setting the OE# at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.


The power supply current is reduced as low as 0.3μ A(25°C, typical), and the memory data can be held at +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-

FUNCTION TABLE

S#	W#	OE#	Mode	DQ	Icc
Н	Χ	Χ	Non selection	High-impedance	Standby
L	L	Х	Write	Data input (D)	Activ e
L	Н	L	Read	Data output (Q)	Activ e
L	Н	Н	Read	High-impedance	Activ e

note: "H" and "L" in this table mean VIH and VIL, respectively. "X" in this table should be "H" or "L".

BLOCK DIAGRAM



4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Units
Vcc	Supply voltage	With respect to GND	-0.5* ~ +4.6	
Vı	Input voltage	With respect to GND	-0.5* ~ Vcc + 0.5	V
Vo	Output voltage	With respect to GND	0 ~ Vcc	
Pd	Power dissipation	Ta=25°C	700	mW
Ta	Operating	Standard (Commercial temp.)	0 ~ 70	°C
I a	temperature	I-version (Industrial temp.)	- 40 ~ +85)
Tstg	Storage temperature		- 65 ~ +150	°C

^{* -3.0}V in case of AC (Pulse width \leq 30ns)

DC ELECTRICAL CHARACTERISTICS

(Vcc=2.7 ~ 3.6V, unless otherwise noted)

0 .		_				Limits		
Symbo	Parameter	Cond	itions		Min	Тур	Max	Units
ViH	High-lev el input v oltage				2.2		Vcc+0.3V	
VIL	Low-lev el input v oltage				-0.3 *		0.6	
V _{OH1}	High-level output voltage 1	lон= -0.5mA			2.4			V
V_{OH2}	High-level output voltage 2	Іон= -0.05mА			Vcc-0.5V			
V_{OL}	Low-level output voltage	IoL=2mA					0.4	
h	Input leakage current	Vı=0 ~ Vcc					±1	μΑ
lo	Output leakage current	S#=VIH or OE#=VIH, VI/O=0 ~ VCC		СС			±1	μΛ
lcc1	Active supply current	S# ≤ 0.2V Output-open		f= 10MHz	-	30	45	
1001	(AC, CMOS-level)	Other inputs ≤ 0.2V or	≥ Vcc-0.2V	f= 1MHz	-	5	7	mΑ
10	Active supply current	S#=VIL Output-ope	S#=VIL Output-open		-	30	45	ША
lcc2	(AC,TTL-level)	Other inputs=Vін or V	IL	f= 1MHz	-	5	7	
			I-v ersion	85°C	-	-	40	
	Stand by supply current	Vcc=3.6V, max.		70°C	-	-	20	
Icc3	(CMOS-lev el input)	S# ≥ Vcc-0.2V	I-v ersion, standard	40°C	-	1	5	μΑ
		Other inputs=0~Vcc		0 ~ +25°C	-	0.3	2	
			I-v ersion	-40 ~ +25°C	-	0.3	2	
lcc4	Stand by supply current (TTL-level input)	S#=VIH ,Other inputs	= 0 ~ Vcc		-	-	0.5	mA

^{* -3.0}V in case of AC (Pulse width ≤ 30ns)

CAPACITANCE

(Vcc=2.7 ~ 3.6V, unless otherwise noted)

Symbo	Parameter	Q 150		Limits		
Symbo Parameter		Conditions		Тур	Max	Units
Сі	Input capacitance	Vı=GND, Vı=25mVrms, f=1MHz			8	
Со	Output capacitance	Vo=GND,Vo=25mVrms, f=1MHz			10	pF



Note 1: Direction for current flowing into IC is indicated as positive (no mark).


Note 2: Typical values are sampled at Vcc=3.0V, and are not 100% tested.

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS (Vcc=2.7 ~ 3.6V, unless otherwise noted)

(1) TEST CONDITIONS

Supply voltage	2.7V~3.6V
Input pulse	VIH=2.4V, VIL=0.4V
Input rise time and fall time	5ns
Reference level	Voh=Vol=1.5V Transition is measured ±500mV from steady state voltage.(for ten,tdis)
Output loads	Fig.1,CL=30pF CL=5pF (for ten,tdis)



(2) READ CYCLE


			Limits					
Symbol	Parameter	-70H, -70HI		-85H,	Units			
			Max	Min	Max			
tcr	Read cycle time	70				ns		
ta(A)	Address access time		70		85	ns		
ta(S)	Chip select access time		70		85	ns		
ta(OE)	Output enable access time		35		45	ns		
tdis(S)	Output disable time after S# high	25			25	ns		
tdis(OE)	Output disable time after OE# high	25			25	ns		
ten(S)	Output enable time after S# low	10		10		ns		
ten(OE)	Output enable time after OE# low	5		5		ns		
t∨(A)	Data valid time after address	10		10		ns		

(3) WRITE CYCLE


			Limits					
Symbol	Parameter	-70H	-70H, -70HI		-85H, -85HI			
		Min	Max	Min	Max			
tcw	Write cycle time	70		85		ns		
t _w (W)	Write pulse width	55		55		ns		
tsu(A)	Address set up time	0		0		ns		
tsu(A-WH)	Address set up time with respect to W# high	65		65		ns		
tsu(S)	Chip select set up time	65		65		ns		
tsu(D)	Data set up time	35		35		ns		
th(D)	Data hold time	0		0		ns		
trec(W)	Write recovery time	0		0		ns		
tdis(W)	Output disable time after W# low		25		25	ns		
tdis(OE)	Output disable time after OE# high		25		25	ns		
ten(W)	Output enable time after W# high	5		5		ns		
ten(OE)	Output enable time after OE# low	5		5		ns		

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

(4) TIMING DIAGRAMS




Write cycle (W# control mode)



4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

Write cycle (S# control mode)



Note 3: Hatching indicates the state is "don't care".

Note 4: A Write occurs during the overlap of a low S# and a low W#.

Note 5: If W# goes low simultaneously with or prior to S#,the output remains in the high impedance state.

Note 6: Don't apply inverted phase signal externally when DQ pin is in output mode.

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

POWER DOWN CHARACTERISTICS

(1) ELECTRICAL CHARACTERISTICS

	ъ.	-			Limits			l linita
Symbol Parameter		10	Test conditions			Тур.	Max	Units
Vcc (PD)	Power down supply voltage				2.0			V
VI(S)	Chip select input S#				2.0			V
	Power down supply current	\/aa-3 0\/	I-version	85°C	-	-	30	
		Vcc=3.0V, S# ≥ Vcc-0.2V, Other inputs	Standard,	70°C	-	-	15	
Icc (PD)			I-version	40°C	-	1*	3	μΑ
		= 0 ~ Vcc	Standard	0~ 25°C	-	0.4*	1	
			I-version	-40~ 25°C	-	0.4*	1	


^{*}Ty pical values are sampled, and are not 100% tested.

(2) TIMING REQUIREMENTS

			Limits			
Symbol	Parameter	Test conditions	Min	Тур	Max	Units
tsu (PD)	Power down set up time		0			ns
trec (PD)	Power down recovery time		5			ms

(3) TIMING DIAGRAM

S# control mode



4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

Revision History

Revision No.	<u>History</u>	<u>Date</u>	<u>Remarks</u>
K0.1e	The first edition	Mar. 5, 1998	Preliminary
K0.2e	Added M5M5V408BFP/TP/RT	Jul.30, 1998	Preliminary
K1.0e	The first product version	Sep.7, 1998	
K2.0e	1) Speed items revised: 70ns added and 100ns deleted	Mar.10,1999	
	2) Icc3 and Icc(PD) limits revised		
3.0e	1) Product lineup revised	Feb.12, 2002	
	2) Symbol notations revised:		
	$\overline{S} \rightarrow S#, \overline{W} \rightarrow W#, \overline{OE} \rightarrow OE#$		

Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

