## DESCRIPTION

The M66007 is a semiconductor integrated circuit providing the 12-bit parallel input-serial output shift register function.
This product is completely designed with CMOS to sharply reduce power consumption compared with bipolar or BiCMOS product.
The M66007, developed as an input only expander IC necessary for microcomputer periphery, is widely applicable as a data parallel/serial conversion IC.

## FEATURES

- Control signals of only two pins including LE/D and CLK
- Low power consumption of $50 \mu \mathrm{~W} /$ package maximum
( $\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ at time of standstill)
- Schmitt triggered input (LE/D, CLK, D0 to D11)
- Wide operating supply voltage range (Vcc=2~6V)
- Wide operating temperature range ( $\mathrm{Ta}=-20 \sim 75^{\circ} \mathrm{C}$ )


## APPLICATION

Parallel/serial data conversion for microcomputer periphery

## FUNCTION

The M66007 uses a silicon gate CMOS process to achieve low power consumption and high noise margin.
For control signals, this IC adopts only the two pins of latch input/serial data output LE/D and clock input CLK. Each bit of shift register of 12-bit parallel input-serial output consists of flip-flop for shift.
When LE/D is placed in input mode, $\overline{\mathrm{CLK}}$ is set to " H " and LE/ D changes from " H " to " L ", the status of parallel data inputs D0 to D11 at that time is latched with the flip-flop for shift and LE/ $D$ is switched to output mode to output " $L$ ".


After this, change of $\overline{C L K}$ from " H " to " L " makes the shift register perform shift operation and LE/D outputs the contents of the shift register from D0 in order.
In addition, the shift operation for up to the 12th bit is carried out and then LE/D is switched to the input mode at the falling edge of CLK of the 13th bit.
When power is turned on, the input/output mode of LE/D is indeterminate. However, detection of 13 or more falling edges of CLK sets LE/D in the input mode.


## DESCRIPTION OF OPERATION

(1) When power is turned on, LE/D is placed in input/output indeterminate mode. However, detection of 13 or more of falling edges of CLK sets LE/D in input mode.
(2) When LE/D is placed in input mode, and CLK is set to "H", access starts at a falling edge of LE/D and the status of Do to D11 is latched.
(3) In addition, LE/D switches from input mode to output mode and then outputs " L ".
(4) At a falling edge of CLK from " H " to " L ", data latched in step (2) is shifted sequentially and is then output from LE/D in order of Do to D11.
(5) After the output of 12-bit data of Do to D11, LE/D is switched to input mode at the 13th falling edge of CLK to wait for next access. Keep the LE/D pin set to "H" until the next access starts.

## OPERATION TIMING CHART



ABSOLUTE MAXIMUM RATINGS $\left(\mathrm{Ta}=20 \sim 75^{\circ} \mathrm{C}\right.$ unless otherwise noted)

| Symbol | Parameter | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply voltage |  | -0.5~+7.0 | V |
| VI | Input voltage |  | -0.5 ~ Vcc + 0.5 | V |
| Vo | Output voltage |  | -0.5 ~ Vcc + 0.5 | V |
| IIK | Input protection diode current | V < $<0 \mathrm{~V}$ | -20 | mA |
|  |  | VI>Vcc | 20 |  |
| Iok | Output incidental diode current | Vo<0V | -20 | mA |
|  |  | Vo>Vcc | 20 |  |
| ICC | Power/GND | Vcc, GND | $\pm 20$ | mA |
| Tstg | Storage temperature |  | -60 ~ 150 | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS

| Symbol |  | Parameter |  | Limits |  |  | Unit |
| :--- | :--- | ---: | ---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |  |
| Vcc | Supply voltage | 2 |  | 6 | V |  |  |
| VI | Input voltage | 0 |  | Vcc | V |  |  |
| Vo | Output voltage | 0 |  | Vcc | V |  |  |
| Topr | Operating temperature | -20 |  | 75 | ${ }^{\circ} \mathrm{C}$ |  |  |

ELECTRICAL CHARACTERISTICS (Vcc $=2 \sim 6 \mathrm{~V}$ unless otherwise noted)

| Symbol | Parameter | Conditions |  | Limits |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | $\mathrm{Ta}=-20 \sim 75^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  | Min. | Typ. | Max. | Min. | Max. |  |
| $\mathrm{V}_{+}+$ | Threshold voltage in positive direction | $\mathrm{Vo}=0.1 \mathrm{~V}, \mathrm{Vcc}-0.1 \mathrm{~V}, \mathrm{lo}=20 \mu \mathrm{~A}$ |  | $\begin{aligned} & 0.35 \\ & \times \text { Vcc } \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & \times \mathrm{Vcc} \end{aligned}$ | $\begin{aligned} & \hline 0.35 \\ & \times \text { Vcc } \end{aligned}$ | $\begin{aligned} & 0.8 \\ & \times \mathrm{Vcc} \end{aligned}$ | V |
| VT- | Threshold voltage in negative direction | $\mathrm{Vo}=0.1 \mathrm{~V}, \mathrm{Vcc}-0.1 \mathrm{~V}, \mathrm{IO}=20 \mu \mathrm{~A}$ |  | $\begin{aligned} & 0.2 \\ & \times \mathrm{VCC} \end{aligned}$ |  | $\begin{aligned} & 0.65 \\ & \times \mathrm{Vcc} \end{aligned}$ | $\begin{aligned} & 0.2 \\ & \times \mathrm{Vcc} \end{aligned}$ | $\begin{aligned} & 0.65 \\ & \times \mathrm{Vcc} \end{aligned}$ | V |
| Vol | Low-level output voltage | $\begin{aligned} & \mathrm{VI}=\mathrm{V} \mathrm{~T}_{+}, \mathrm{VT}- \\ & \mathrm{VCC}=4.5 \mathrm{~V} \end{aligned}$ | IOL=20رA |  |  | 0.1 |  | 0.1 | V |
|  |  |  | $\mathrm{lOL}=1 \mathrm{~mA}$ |  |  | 0.4 |  | 0.5 |  |
| Vor | High-level output voltage | $\begin{array}{\|l\|} \hline \mathrm{V}=\mathrm{VT}_{+}, \mathrm{V} \mathrm{~V}_{-} \\ \mathrm{VCC}=4.5 \mathrm{~V} \\ \hline \end{array}$ | $1 \mathrm{OH}=-20 \mu \mathrm{~A}$ | 4.4 |  |  | 4.4 |  | V |
|  |  |  | $1 \mathrm{OH}=-1 \mathrm{~mA}$ | 4.1 |  |  | 4.0 |  |  |
| 10 | Maximum output leak current | $\begin{aligned} & \mathrm{VI}_{\mathrm{I}} \mathrm{~V} T+,, \mathrm{V}_{-}- \\ & \mathrm{VCC}=6 \mathrm{~V} \\ & \hline \end{aligned}$ | V O=Vcc |  |  | 1.0 |  | 10.0 | $\mu \mathrm{A}$ |
|  |  |  | V O=GND |  |  | -0.8 |  | -1.2 | mA |
| ICC | Static consumption current | $\mathrm{V} \mathrm{I}=\mathrm{Vcc}, \mathrm{GND}, \mathrm{VcC}=6 \mathrm{~V}, \mathrm{LE} / \mathrm{D}=$ " H " |  |  |  | 10.0 |  | 100.0 | $\mu \mathrm{A}$ |
|  |  | V I V Vcc, GND, Vcc=6V, LE/D="L" |  |  |  | 0.8 |  | 1.2 | mA |

SWITCHING CHARACTERISTICS (Vcc=5V)

| Symbol | Parameter | Conditions |  | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{Ta}=-20 \sim 75^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  | Min. | Typ. | Max. |  |
| $f_{\text {max }}$ | Maximum repetition frequency | CL=50pF (Note 1) | 2 |  |  | MHz |
| tPLH | Output "L-H", "H-L" propagation time CLK-LE/D |  |  |  | 400 | ns |
| tPHL |  |  |  |  | 400 | ns |
| tPLZ | Output "L-Z", "H-Z" propagation time CLK-LE/D |  |  |  | 400 | ns |
| tPHz |  |  |  |  | 400 | ns |

TIMING REQUIREMENTS ( $\mathrm{Vcc}=5 \mathrm{~V}$ )

| Symbol | Parameter | Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{Ta}=-20 \sim 75^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  | Min. | Typ. | Max. |  |
| tw | CLK pulse width |  | 250 |  |  | ns |
|  | LE/D pulse width (Input mode) |  | 250 |  |  |  |
| tsu | CLK set up time for LE/D |  | 100 |  |  | ns |
|  | D0~D11 set up time for LE/D |  | 100 |  |  |  |
| th | CLK hold time for LE/D |  | 200 |  |  | ns |
|  | D0~D11 hold time for LE/D |  | 200 |  |  |  |

Note 1. Test Circuit

(1) Characteristics (10\%~90\%) of pulse generator (PG) $\mathrm{tr}=6 \mathrm{~ns}, \mathrm{tf}=6 \mathrm{~ns}$
(2) Electrostatic capacitance CL includes the floating capacitance of connection and probe input capacitance.

| Item | SW1 | SW2 |
| :---: | :---: | :---: |
| tPLH | Open | Open |
| tPHL | Open | Open |
| tPLZ | Close | Open |
| tphz | Open | Close |

TIMING DIAGRAM

$\overline{\text { CLK }}$


LE/D $\underbrace{90 \%}_{k \rightarrow \operatorname{tPHz}} \quad--$ Voн


## PRECAUTIONS FOR APPLICATION

1. The following timing diagram shows the status of MCU port and LE/D pin of the M66007 when power is turned on. When MCU has been reset to make the collision period of MCU and LE/D line of the M66007 as short as possible, place the port (LE/D) in input mode and execute the reset sequence through the port (CLK) promptly to reset the M66007.
As shown in the diagram, to prevent the IC from being broken due to collision of the LE/D line in the 1-2 section, set in the LE/D line in series a resistance of a degree to which the transmission speed cannot be affected.
2. When the LE/D pin on each of the MPU and M66007 sides switches from input mode to output mode or from output mode to input mode, the LE/D pin may be placed in high impedance status, resulting in oscillation.
To prevent malfunction due to this oscillation, pull up the LE/D line with a high resistance of a degree to which VOH and Vol levels cannot be affected. (with approx. $20 \mathrm{k} \Omega$ pullup resistance built-in)


Status of MCU and M66007 with Power Turned on


Connection Example of MCU and M66007

