## MACH211SP-7/10/12/15/20

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS<br>■ JTAG-Compatible, 5-V in-system programming<br>- 44 Pins<br>- 64 Macrocells<br>- 7.5 ns t PD Commercial 10 ns $t_{\text {PD }}$ Industrial<br>- $133 \mathrm{MHz} \mathrm{f}_{\mathrm{CNT}}$<br>- 34 Bus-Friendly ${ }^{\text {TM }}$ Inputs and I/Os<br>``` Peripheral Component Interconnect (PCI)<br>compliant (-7/-10)<br>■ Programmable power-down mode<br>■32\mathrm{ Outputs <br> \square }64\mathrm{ Flip-flops; 2 clock choices <br> ■ 4 "PAL26V16" blocks with buried macrocells <br> \square Improved routing over the MACH210

```
}

\section*{IN-SYSTEM PROGRAMMING}

In-system programming allows the MACH211SP to be programmed while soldered onto a system board. Programming the MACH211SP in-system yields numerous benefits at all stages of development: prototyping, manufacturing, and in the field. Since insertion into a programmer isn't needed, multiple handling steps and the resulting bent leads are eliminated. The design can be modified in-system for design changes and debugging while prototyping, programming boards in production, and field upgrades.

The MACH211SP offers advantages not available in other CPLD architectures with in-system programming. MACH devices have extensive routing resources for pin-out retention; design changes resulting in pin-out changes for other CPLDs cancel the advantages of in-system programming. The MACH211SP can be employed in any JTAG (IEEE 1149.1) compliant chain.

\section*{GENERAL DESCRIPTION}

The MACH211SP is a member of AMD's EE CMOS Performance Plus MACH \({ }^{\circledR} 2\) device family. This device has approximately six times the logic macrocell capability of the popular PAL22V10 without loss of speed.
The MACH211SP consists of four PAL® blocks interconnected by a programmable switch matrix. The four PAL blocks are essentially "PAL26V16" structures complete with product-term arrays and programmable macrocells, which can be programmed as high speed or low power, and buried macrocells. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.
The MACH211SP has two kinds of macrocell: output and buried. The MACH211SP output macrocell provides registered, latched, or combinatorial outputs with
programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All output macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

The MACH211SP has dedicated buried macrocells which, in addition to the capabilities of the output macrocell, also provide input registers or latches for use in synchronizing signals and reducing setup time requirements.

The MACH211SP is an enhanced version of the MACH211, adding the JTAG-compatible in-system programming feature.

\section*{BLOCK DIAGRAM}


20405B-1

\section*{CONNECTION DIAGRAM MACH211SP}

\section*{Top View}

\section*{44-Pin PLCC}


20405B-2

\section*{PIN DESIGNATIONS}
\begin{tabular}{ll} 
CLK/I \(=\) Clock or Input & TDI \(=\) Test Data \(\ln\) \\
GND \(=\) Ground & TCK \(=\) Test Clock \\
\(\mathrm{I}=\) Input & TMS \(=\) Test Mode Select \\
I/O \(=\) Input/Output & TDO \(=\) Test Data Out \\
\(\mathrm{V}_{\mathrm{CC}}=\) Supply Voltage &
\end{tabular}

\section*{AMD}

\section*{CONNECTION DIAGRAM MACH211SP}

\section*{Top View}

\section*{44-Pin TQFP}


20405B-3

\section*{PIN DESIGNATIONS}
```

CLK/I = Clock or Input
GND = Ground
I = Input
I/O = Input/Output
V

```
\[
\begin{aligned}
\mathrm{TDI} & =\text { Test Data In } \\
\mathrm{TCK} & =\text { Test Clock } \\
\mathrm{TMS} & =\text { Test Mode Select } \\
\text { TDO } & =\text { Test Data Out }
\end{aligned}
\]

\section*{ORDERING INFORMATION}

\section*{Commercial Products}

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline MACH211SP-7 & \\
\cline { 1 - 1 } MACH211SP-10 & \\
\cline { 1 - 1 } MACH211SP-12 & \multirow{2}{*}{ JC, VC } \\
\cline { 1 - 1 } MACH211SP-15 & \\
\cline { 1 - 1 } MACH211SP-20 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

\section*{ORDERING INFORMATION}

\section*{Industrial Products}

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:

\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Valid Combinations } \\
\hline MACH211SP-10 & \\
\cline { 1 - 1 } MACH211SP-12 & \\
\cline { 1 - 1 } MACH211SP-14 & \multirow{2}{*}{JI} \\
\cline { 1 - 1 } MACH211SP-18 & \\
\cline { 1 - 1 } MACH211SP-24 & \\
\hline
\end{tabular}

\section*{Valid Combinations}

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

\section*{FUNCTIONAL DESCRIPTION}

The MACH211SP consists of four PAL blocks connected by a switch matrix. There are \(32 \mathrm{I} / \mathrm{O}\) pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are two clock pins that can also be used as dedicated inputs.

\section*{The PAL Blocks}

Each PAL block in the MACH211SP (Figure 1) contains a 64-product-term logic array, a logic allocator, 8 output macrocells, 8 buried macrocells, and \(8 \mathrm{I} / \mathrm{O}\) cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V16" with 8 buried macrocells.
In addition to the logic product terms, two output enable product terms, an asynchronous reset product term, and an asynchronous preset product term are provided. One of the two output enable product terms can be chosen within each I/O cell in the PAL block. All flip-flops within the PAL block are initialized together.

\section*{The Switch Matrix}

The MACH211SP switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 8 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

\section*{The Product-term Array}

The MACH211SP product-term array consists of 64 product terms for logic use, and 4 special-purpose product terms. Two of the special-purpose product terms provide programmable output enable; one provides asynchronous reset, and one provides asynchronous preset.

\section*{The Logic Allocator}

The logic allocator in the MACH211SP takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 16 product terms. The design software automatically configures the logic allocator when fitting the design into the device.
Table 1 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 1 for cluster and macrocell numbers.

\section*{The Macrocell}

The MACH211SP has two types of macrocell: output and buried. The output macrocells can be configured as either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal

Table 1. Logic Allocation
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|c|}{ Macrocell } & \multirow{2}{*}{ Available Clusters } \\
\hline Output & Buried & \(C_{0}, C_{1}, C_{2}\) \\
\hline\(M_{0}\) & & \(C_{0}, C_{1}, C_{2}, C_{3}\) \\
& \(M_{1}\) & \(C_{1}, C_{2}, C_{3}, C_{4}\) \\
\(M_{2}\) & & \(C_{2}, C_{3}, C_{4}, C_{5}\) \\
\hline\(M_{4}\) & \(M_{3}\) & \(C_{3}, C_{4}, C_{5}, C_{6}\) \\
& \(M_{5}\) & \(C_{4}, C_{5}, C_{6}, C_{7}\) \\
\hline\(M_{6}\) & & \(C_{5}, C_{6}, C_{7}, C_{8}\) \\
& \(M_{7}\) & \(C_{6}, C_{7}, C_{8}, C_{9}\) \\
\hline\(M_{8}\) & & \(C_{7}, C_{8}, C_{9}, C_{10}\) \\
& \(M_{9}\) & \(C_{8}, C_{9}, C_{10}, C_{11}\) \\
\hline\(M_{10}\) & & \(C_{9}, C_{10}, C_{11}, C_{12}\) \\
& \(M_{11}\) & \(C_{10}, C_{11}, C_{12}, C_{13}\) \\
\hline\(M_{12}\) & & \(C_{11}, C_{12}, C_{13}, C_{14}\) \\
& \(M_{13}\) & \(C_{12}, C_{13}, C_{14}, C_{15}\) \\
\hline\(M_{14}\) & & \(C_{13}, C_{14}, C_{15}\) \\
& \(M_{15}\) & \(C_{14}, C_{15}\) \\
\hline
\end{tabular}
feedback whether configured with or without the flip-flop. The registers can be configured as D-type or T-type, allowing for product-term optimization.
The flip-flops can individually select one of two clock/ gate pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The latch holds its data when the gate input is HIGH, and is transparent when the gate input is LOW. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.
The buried macrocells are the same as the output macrocells if they are used for generating logic. In that case, the only thing that distinguishes them from the output macrocells is the fact that there is no I/O cell connection, and the signal is only used internally. The buried macrocell can also be configured as an input register or latch.

\section*{The I/O Cell}

The I/O cell in the MACH211SP consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to all I/O cells in a PAL block.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.

\section*{Power-Down Mode}

The MACH211SP features a programmable low-power mode in which individual signal paths can be programmed as low power. These low-power speed paths will be slightly slower than the non-low-power paths. This feature allows speed critical paths to run at maximum frequency while the rest of the paths operate in the low-power mode, resulting in power savings of up to \(75 \%\). If all signals in a PAL block are low-power, then total power is reduced further.

\section*{In-System Programming}

Programming is the process where MACH devices are loaded with a pattern defined in a JEDEC file obtained from MACHXL software or third-party software. Programming is accomplished through four JTAG pins: Test Mode Select (TMS), Test Clock (TCK), Test Data In (TDI), and Test Data Out (TDO). The MACH211SP can be employed in any JTAG (IEEE 1149.1) compliant chain. While the MACH211SP is fully JTAG compatible, it supports the BYPASS instruction, not the EXTEST and SAMPLE/PRELOAD instructions. The MACH211SP can be programmed across the commercial temperature range. Programming the MACH device after it has been placed on a circuit board is easily accomplished. Programming is initiated by placing the device into programming mode, using the MACHPRO programming software provided by AMD. The device is bulk erased and the JEDEC file is then loaded. After the data is transferred into the device, the PROGRAM instruction is loaded. Further programming details can be found in application note, "Advanced In-circuit Programming Guidelines."

\section*{On-Board Programming Options}

Since the MACHPRO software performs these steps automatically, the following programming options are published for reference.

The configuration file, which is also known as the chain file, defines the MACH device JTAG chain. The file contains the information concerning which JEDEC file is to be placed into which device, the state which the outputs should be placed, and whether the security fuses
should be programmed. The configuration file is discussed in detail in the MACHPRO software manual.
The MACH211SP devices tristate the outputs during programming. They have one security bit which inhibits program and verify. This allows the user to protect proprietary patterns and designs.

Program verification of a MACH device involves reading back the programmed pattern and comparing it with the original JEDEC file. The AMD method of program verification performed on the MACH devices permits the verification of one device at a time.

\section*{Accidental Programming or Erasure Protection}

It is virtually impossible to program or erase a MACH device inadvertently. The following conditions must be met before programming actually takes place:
■ The device must be in the password-protected program mode
- The programming or bulk erase instruction must be in the instruction register
If the above conditions are not met, the programming circuitry cannot be activated.
To ensure that the AMD ten year device data retention guarantee applies, 100 program/erase cycle limit should not be exceeded.

\section*{Bus-Friendly Inputs and I/Os}

The MACH211SP inputs and I/Os include two inverters in series which loop back to the input. This double inversion reinforces the state of the input and pulls the voltage away from the input threshold voltage. For an illustration of this configuration, please turn to the Input/Output Equivalent Schematics section.

\section*{PCI Compliance}

The MACH211SP-7/10 is fully compliant with the PCl Local Bus Specification published by the PCI Special Interest Group. The MACH211SP-7/10's predictable timing ensures compliance with the PCI AC specifications independent of the design. On the other hand, in CPLD and FPGA architectures without predictable timing, PCl compliance is dependent upon routing and product term distribution.


Figure 1. MACH211SP PAL Block

\section*{ABSOLUTE MAXIMUM RATINGS}

Storage Temperature . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Ambient Temperature
with Power Applied. . . . . . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Supply Voltage with
Respect to Ground. . . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . -0.5 V to \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\)
DC Output or
I/O Pin Voltage \(\qquad\)
Static Discharge Voltage . . . . . . . . . . . . . . . . . 2001 V
Latchup Current ( \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) )........ . 200 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

\section*{OPERATING RANGES}

\section*{Commercial (C) Devices}

Ambient Temperature ( \(\mathrm{T}_{\mathrm{A}}\) )
Operating in Free Air. . . . . . . . . . . . . . . . \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Supply Voltage (VCC)
with Respect to Ground . . . . . . . . +4.75 V to +5.25 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & Test Conditions & Min & Typ & Max & Unit \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & Output HIGH Voltage & \(\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}\) or \(\mathrm{V}_{\mathrm{IL}}\) & 2.4 & & & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & Output LOW Voltage & \(\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}\) or \(\mathrm{V}_{\mathrm{IL}}\) & & & 0.5 & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input HIGH Voltage & Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) & 2.0 & & & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input LOW Voltage & Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) & & & 0.8 & V \\
\hline IIH & Input HIGH Current & \(\mathrm{V}_{\mathrm{IN}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\operatorname{Max}\) (Note 2) & & & 10 & \(\mu \mathrm{A}\) \\
\hline IIL & Input LOW Current & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}\) (Note 2) & & & -10 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{l}_{\text {OZH }}\) & Off-State Output Leakage Current HIGH & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{OUT}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\
& \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}(\text { Note 2) }
\end{aligned}
\] & & & 10 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{l}_{\text {OzL }}\) & Off-State Output Leakage Current LOW & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\operatorname{Max} \\
& \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}(\text { Note } 2)
\end{aligned}
\] & & & -10 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\text {SC }}\) & Output Short-Circuit Current & \(\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\mathrm{Max}(\) Notes 3, 5) & -30 & & -160 & mA \\
\hline \multirow[b]{2}{*}{\(I_{C C}\)} & Supply Current (Static) & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=0 \mathrm{MHz}\) (Note 4) & & 40 & & mA \\
\hline & Supply Current (Active) & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\) (Note 4) & & 45 & & mA \\
\hline
\end{tabular}

\section*{Notes:}
1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of \(I_{I L}\) and \(I_{O Z L}\) (or \(I_{I H}\) and \(I_{O Z H}\) ).
3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. \(V_{O U T}=0.5 \mathrm{~V}\) has been chosen to avoid test problems caused by tester ground degradation.
4. This parameter is measured in low-power mode with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled and reset.
5. This parameter is not \(100 \%\) tested, but is evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

CAPACITANCE (Note 1)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{2}{|r|}{Test Conditions} & Typ & Unit \\
\hline \(\mathrm{C}_{\text {IN }}\) & Input Capacitance & \(\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}\) & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{f}=1 \mathrm{MHz}
\end{aligned}
\]} & 6 & pF \\
\hline \(\mathrm{C}_{\text {OUT }}\) & Output Capacitance & \(\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}\) & & 8 & pF \\
\hline
\end{tabular}

\section*{SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter Symbol} & \multicolumn{4}{|c|}{\multirow[b]{2}{*}{Parameter Description}} & \multicolumn{2}{|c|}{-7} & \multicolumn{2}{|c|}{-10} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & & Min & Max & Min & Max & \\
\hline \(t_{\text {PD }}\) & \multicolumn{4}{|l|}{Input, I/O, or Feedback to Combinatorial Output (Note 3)} & & 7.5 & & 10 & ns \\
\hline & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{Setup Time from Input, I/O, or Feedback to Clock (Note 3)}} & D-type & 5.5 & & 6.5 & & ns \\
\hline & & & & T-type & 6.5 & & 7.5 & & ns \\
\hline \(\mathrm{t}_{\mathrm{H}}\) & \multicolumn{4}{|l|}{Register Data Hold Time} & 0 & & 0 & & ns \\
\hline \(\mathrm{t}_{\mathrm{CO}}\) & \multicolumn{4}{|l|}{Clock to Output (Note 3)} & & 4.5 & & 6 & ns \\
\hline \(t_{\text {WL }}\) & \multicolumn{3}{|l|}{\multirow{2}{*}{Clock Width}} & LOW & 3 & & 5 & & ns \\
\hline \(t_{\text {WH }}\) & & & & HIGH & 3 & & 5 & & ns \\
\hline \multirow{5}{*}{\(f_{\text {MAX }}\)} & \multirow{5}{*}{\begin{tabular}{l}
Maximum \\
Frequency \\
(Note 1)
\end{tabular}} & \multirow[b]{2}{*}{External Feedback} & \multirow[b]{2}{*}{\(1 /\left(t_{s}+t_{\text {co }}\right)\)} & D-type & 100 & & 80 & & MHz \\
\hline & & & & T-type & 91 & & 74 & & MHz \\
\hline & & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Internal Feedback ( \(\mathrm{f}_{\mathrm{CNT}}\) )}} & D-type & 133 & & 100 & & MHz \\
\hline & & & & T-type & 125 & & 91 & & MHz \\
\hline & & No Feedback & 1/( \(\mathrm{t}_{\mathrm{WL}}+\mathrm{t}_{\mathrm{WH}}\) ) & & 166.7 & & 100 & & MHz \\
\hline \(\mathrm{t}_{\text {SL }}\) & \multicolumn{4}{|l|}{Setup Time from Input, I/O, or Feedback to Gate} & 5.5 & & 6.5 & & ns \\
\hline \(\mathrm{t}_{\mathrm{HL}}\) & \multicolumn{4}{|l|}{Latch Data Hold Time} & 0 & & 0 & & ns \\
\hline \(\mathrm{t}_{\mathrm{GO}}\) & \multicolumn{4}{|l|}{Gate to Output} & & 7 & & 7 & ns \\
\hline \(\mathrm{t}_{\text {GWL }}\) & \multicolumn{4}{|l|}{Gate Width LOW} & 3 & & 5 & & ns \\
\hline \(t_{\text {PDL }}\) & \multicolumn{4}{|l|}{Input, I/O, or Feedback to Output Through Transparent Input or Output Latch} & & 9.5 & & 12 & ns \\
\hline \(\mathrm{t}_{\text {SIR }}\) & \multicolumn{4}{|l|}{Input Register Setup Time} & 2 & & 2 & & ns \\
\hline \(\mathrm{t}_{\text {HIR }}\) & \multicolumn{4}{|l|}{Input Register Hold Time} & 2 & & 2 & & ns \\
\hline \(\mathrm{t}_{\mathrm{ICO}}\) & \multicolumn{4}{|l|}{Input Register Clock to Combinatorial Output} & & 11 & & 13 & ns \\
\hline \multirow[b]{2}{*}{\(t_{\text {ICS }}\)} & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{Input Register Clock to Output Register Setup}} & D-type & 9 & & 10 & & ns \\
\hline & & & & T-type & 10 & & 11 & & ns \\
\hline \(t_{\text {WICL }}\) & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Input Register Clock Width}} & & LOW & 3 & & 5 & & ns \\
\hline \(\mathrm{t}_{\text {WICH }}\) & & & & HIGH & 3 & & 5 & & ns \\
\hline \(\mathrm{f}_{\text {MAXIR }}\) & \multicolumn{4}{|l|}{Maximum Input Register Frequency} & 166.7 & & 100 & & MHz \\
\hline \(\mathrm{t}_{\text {SIL }}\) & \multicolumn{4}{|l|}{Input Latch Setup Time} & 2 & & 2 & & ns \\
\hline \(\mathrm{t}_{\text {HIL }}\) & \multicolumn{4}{|l|}{Input Latch Hold Time} & 2 & & 2 & & ns \\
\hline \(\mathrm{t}_{\text {IGO }}\) & \multicolumn{4}{|l|}{Input Latch Gate to Combinatorial Output} & & 12 & & 14 & ns \\
\hline \(\mathrm{t}_{\text {IGOL }}\) & \multicolumn{4}{|l|}{Input Latch Gate to Output Through Transparent Output Latch} & & 14 & & 16 & ns \\
\hline \({ }^{\text {SLL }}\) & \multicolumn{4}{|l|}{Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate} & 7.5 & & 8.5 & & ns \\
\hline
\end{tabular}

\section*{SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (continued)}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter Symbol} & \multirow[b]{2}{*}{Parameter Description} & \multicolumn{2}{|c|}{-7} & \multicolumn{2}{|c|}{-10} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & \\
\hline \(t_{\text {IGS }}\) & Input Latch Gate to Output Latch Setup & 10 & & 11 & & ns \\
\hline \(t_{\text {WIGL }}\) & Input Latch Gate Width LOW & 3 & & 5 & & ns \\
\hline \(t_{\text {PDLL }}\) & Input, I/O, or Feedback to Output Through Transparent Input and Output Latches & & 12.5 & & 14 & ns \\
\hline \(t_{\text {AR }}\) & Asynchronous Reset to Registered or Latched Output & & 9.5 & & 15 & ns \\
\hline \(\mathrm{t}_{\text {ARW }}\) & Asynchronous Reset Width (Note 1) & 5 & & 10 & & ns \\
\hline \(t_{\text {ARR }}\) & Asynchronous Reset Recovery Time (Note 1) & 5 & & 10 & & ns \\
\hline \(t_{\text {AP }}\) & Asynchronous Preset to Registered or Latched Output & & 9.5 & & 15 & ns \\
\hline \(\mathrm{t}_{\text {APW }}\) & Asynchronous Preset Width (Note 1) & 5 & & 10 & & ns \\
\hline \(t_{\text {APR }}\) & Asynchronous Preset Recovery Time (Note 1) & 5 & & 10 & & ns \\
\hline \(\mathrm{t}_{\text {EA }}\) & Input, I/O, or Feedback to Output Enable (Note 1) & & 9.5 & & 12 & ns \\
\hline \(\mathrm{t}_{\text {ER }}\) & Input, I/O, or Feedback to Output Disable (Note 1) & & 9.5 & & 12 & ns \\
\hline \(t_{\text {LP }}\) & \(\mathrm{t}_{\text {PD }}\) Increase for Powered-down Macrocell (Note 3) & & 10 & & 10 & ns \\
\hline \(t_{\text {LPS }}\) & \(\mathrm{t}_{\text {s }}\) Increase for Powered-down Macrocell (Note 3) & & 10 & & 10 & ns \\
\hline t LPCO & \(\mathrm{t}_{\text {co }}\) Increase for Powered-down Macrocell (Note 3) & & 0 & & 0 & ns \\
\hline \(t_{\text {LPEA }}\) & \(\mathrm{t}_{\text {EA }}\) Increase for Powered-down Macrocell (Note 3) & & 10 & & 10 & ns \\
\hline
\end{tabular}

\section*{Notes:}
1. These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
2. See Switching Test Circuit for test conditions.
3. If a signal is powered-down, this parameter must be added to its respective high-speed parameter.

\section*{ABSOLUTE MAXIMUM RATINGS}

Storage Temperature . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Ambient Temperature
with Power Applied. . . . . . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Supply Voltage with
Respect to Ground. . . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . -0.5 V to \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\)
DC Output or
I/O Pin Voltage \(\qquad\)
Static Discharge Voltage . . . . . . . . . . . . . . . . . 2001 V
Latchup Current ( \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) ) . . . . . . . . 200 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

\section*{OPERATING RANGES}

Commercial (C) Devices
Ambient Temperature ( \(\mathrm{T}_{\mathrm{A}}\) )
Operating in Free Air. . . . . . . . . . . . . . . . \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) )
with Respect to Ground . . . . . . . . +4.75 V to +5.25 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & Test Conditions & Min & Typ & Max & Unit \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & Output HIGH Voltage & \(\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}\) or \(\mathrm{V}_{\mathrm{IL}}\) & 2.4 & & & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & Output LOW Voltage & \(\mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}\) or \(\mathrm{V}_{\mathrm{IL}}\) & & & 0.5 & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input HIGH Voltage & Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) & 2.0 & & & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input LOW Voltage & Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) & & & 0.8 & V \\
\hline \(\mathrm{I}_{\mathrm{H}}\) & Input HIGH Current & \(\mathrm{V}_{\mathrm{IN}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}\) (Note 2) & & & 10 & \(\mu \mathrm{A}\) \\
\hline  & Input LOW Current & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\operatorname{Max}\) (Note 2) & & & -10 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{l}_{\text {OzH }}\) & Off-State Output Leakage Current HIGH & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{OUT}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\
& \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}(\text { Note 2) }
\end{aligned}
\] & & & 10 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\text {OzL }}\) & Off-State Output Leakage Current LOW & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\text { Max } \\
& \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { (Note 2) }
\end{aligned}
\] & & & -10 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\text {SC }}\) & Output Short-Circuit Current & \(\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\mathrm{Max}(\) Notes 3, 5) & -30 & & -160 & mA \\
\hline \multirow[b]{2}{*}{\(\mathrm{I}_{\mathrm{CC}}\)} & Supply Current (Static) & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=0 \mathrm{MHz}\) (Note 4) & & 40 & & mA \\
\hline & Supply Current (Active) & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\) (Note 4) & & 45 & & mA \\
\hline
\end{tabular}

\section*{Notes:}
1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of \(I_{I L}\) and \(I_{O Z L}\) (or \(I_{I H}\) and \(I_{O Z H}\) ).
3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. \(V_{O U T}=0.5 \mathrm{~V}\) has been chosen to avoid test problems caused by tester ground degradation.
4. This parameter is measured in low-power mode with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled and reset.
5. This parameter is not \(100 \%\) tested, but is evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

CAPACITANCE (Note 1)
\begin{tabular}{|c|l|l|l|c|c|}
\hline \begin{tabular}{c} 
Parameter \\
Symbol
\end{tabular} & \multicolumn{2}{|c|}{ Parameter Description } & \multicolumn{2}{|c|}{ Test Conditions } & Typ
\end{tabular} Unit \begin{tabular}{c} 
U \\
\hline \(\mathrm{C}_{\mathrm{IN}}\) \\
\hline \(\mathrm{C}_{\mathrm{OUT}}\) \\
Input Capacitance \\
\hline
\end{tabular}

\section*{SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter Symbol} & \multicolumn{4}{|c|}{\multirow[b]{2}{*}{Parameter Description}} & \multicolumn{2}{|c|}{-12} & \multicolumn{2}{|c|}{-15} & \multicolumn{2}{|c|}{-20} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & & Min & Max & Min & Max & Min & Max & \\
\hline \(t_{\text {PD }}\) & \multicolumn{4}{|l|}{Input, I/O, or Feedback to Combinatorial Output (Note 3)} & & 12 & & 15 & & 20 & ns \\
\hline \multirow[b]{2}{*}{\(t_{s}\)} & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{Setup Time from Input, I/O, or Feedback to Clock}} & D-type & 7 & & 10 & & 13 & & ns \\
\hline & & & & T-type & 8 & & 11 & & 14 & & ns \\
\hline \(\mathrm{t}_{\mathrm{H}}\) & \multicolumn{4}{|l|}{Register Data Hold Time} & 0 & & 0 & & 0 & & ns \\
\hline \(\mathrm{t}_{\mathrm{CO}}\) & \multicolumn{4}{|l|}{Clock to Output (Note 3)} & & 8 & & 10 & & 12 & ns \\
\hline \({ }_{\text {twL }}\) & \multicolumn{3}{|l|}{\multirow{2}{*}{Clock Width}} & LOW & 6 & & 6 & & 8 & & ns \\
\hline \({ }^{\text {twH }}\) & & & & HIGH & 6 & & 6 & & 8 & & ns \\
\hline \multirow{5}{*}{\(\mathrm{f}_{\text {MAX }}\)} & \multirow{5}{*}{\begin{tabular}{l}
Maximum \\
Frequency \\
(Note 1)
\end{tabular}} & External & & D-type & 66.7 & & 50 & & 40 & & MHz \\
\hline & & Feedback & (ts \(+t_{\text {col }}\) & T-type & 62.5 & & 47.6 & & 38.5 & & MHz \\
\hline & & \multicolumn{2}{|l|}{\multirow{2}{*}{Internal Feedback ( \(\mathrm{f}_{\mathrm{CNT}}\) )}} & D-type & 83.3 & & 66.6 & & 50 & & MHz \\
\hline & & & & T-type & 76.9 & & 62.5 & & 47.6 & & MHz \\
\hline & & No Feedback & \multicolumn{2}{|l|}{1/( \(\mathrm{t}_{\mathrm{WL}}+\mathrm{t}_{\mathrm{WH}}\) )} & 83.3 & & 83.3 & & 62.5 & & MHz \\
\hline \(t_{\text {SL }}\) & \multicolumn{4}{|l|}{Setup Time from Input, I/O, or Feedback to Gate} & 7 & & 10 & & 13 & & ns \\
\hline \(\mathrm{t}_{\mathrm{HL}}\) & \multicolumn{4}{|l|}{Latch Data Hold Time} & 0 & & 0 & & 0 & & ns \\
\hline \(\mathrm{t}_{\mathrm{GO}}\) & \multicolumn{4}{|l|}{Gate to Output} & & 10 & & 11 & & 12 & ns \\
\hline \(\mathrm{t}_{\text {GWL }}\) & \multicolumn{4}{|l|}{Gate Width LOW} & 6 & & 6 & & 8 & & ns \\
\hline \(t_{\text {PDL }}\) & \multicolumn{4}{|l|}{Input, I/O, or Feedback to Output Through Transparent Input or Output Latch} & & 14 & & 17 & & 22 & ns \\
\hline \(\mathrm{t}_{\text {SIR }}\) & \multicolumn{4}{|l|}{Input Register Setup Time} & 2 & & 2 & & 2 & & ns \\
\hline \(\mathrm{t}_{\text {HIR }}\) & \multicolumn{4}{|l|}{Input Register Hold Time} & 2 & & 2.5 & & 3 & & ns \\
\hline \(\mathrm{t}_{\mathrm{ICO}}\) & \multicolumn{4}{|l|}{Input Register Clock to Combinatorial Output} & & 15 & & 18 & & 23 & ns \\
\hline \multirow[b]{2}{*}{tics} & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{Input Register Clock to Output Register Setup}} & D-type & 12 & & 15 & & 20 & & ns \\
\hline & & & & T-type & 13 & & 16 & & 21 & & ns \\
\hline \(t_{\text {WICL }}\) & \multicolumn{3}{|l|}{\multirow{2}{*}{Input Register Clock Width}} & LOW & 6 & & 6 & & 8 & & ns \\
\hline \(\mathrm{t}_{\text {WICH }}\) & & & & HIGH & 6 & & 6 & & 8 & & ns \\
\hline \(\mathrm{f}_{\text {MAXIR }}\) & \multicolumn{2}{|l|}{Maximum Input Register Frequency} & \multicolumn{2}{|l|}{\(1 /\left(t_{\text {WICL }}+t_{\text {WICH }}\right)\)} & 83.3 & & 83.3 & & 62.5 & & MHz \\
\hline \({ }_{\text {t }}^{\text {SIL }}\) & \multicolumn{4}{|l|}{Input Latch Setup Time} & 2 & & 2 & & 2 & & ns \\
\hline \(\mathrm{t}_{\text {HIL }}\) & \multicolumn{4}{|l|}{Input Latch Hold Time} & 2 & & 2.5 & & 3 & & ns \\
\hline
\end{tabular}

\section*{SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)} (continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter Symbol} & \multirow[b]{2}{*}{Parameter Description} & \multicolumn{2}{|c|}{-12} & \multicolumn{2}{|c|}{-15} & \multicolumn{2}{|c|}{-20} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & \\
\hline \(\mathrm{t}_{\text {IGO }}\) & Input Latch Gate to Combinatorial Output & & 17 & & 20 & & 25 & ns \\
\hline \(\mathrm{t}_{\text {IGOL }}\) & Input Latch Gate to Output Through Transparent Output Latch & & 19 & & 22 & & 27 & ns \\
\hline \({ }_{\text {tSLL }}\) & Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate & 9 & & 12 & & 15 & & ns \\
\hline \(\mathrm{t}_{\text {IGS }}\) & Input Latch Gate to Output Latch Setup & 13 & & 16 & & 21 & & ns \\
\hline \(t_{\text {WIGL }}\) & Input Latch Gate Width LOW & 6 & & 6 & & 8 & & ns \\
\hline \(t_{\text {PDLL }}\) & Input, I/O, or Feedback to Output Through Transparent Input and Output Latches & & 16 & & 19 & & 24 & ns \\
\hline \(\mathrm{t}_{\text {AR }}\) & Asynchronous Reset to Registered or Latched Output & & 16 & & 20 & & 25 & ns \\
\hline \(\mathrm{t}_{\text {ARW }}\) & Asynchronous Reset Width (Note 1) & 12 & & 15 & & 20 & & ns \\
\hline \(t_{\text {ARR }}\) & Asynchronous Reset Recovery Time (Note 1) & 8 & & 10 & & 15 & & ns \\
\hline \(\mathrm{t}_{\text {AP }}\) & Asynchronous Preset to Registered or Latched Output & & 16 & & 20 & & 25 & ns \\
\hline \(\mathrm{t}_{\text {APW }}\) & Asynchronous Preset Width (Note 1) & 12 & & 15 & & 20 & & ns \\
\hline \(t_{\text {APR }}\) & Asynchronous Preset Recovery Time (Note 1) & 8 & & 10 & & 15 & & ns \\
\hline \(t_{\text {EA }}\) & Input, I/O, or Feedback to Output Enable (Note 1) & & 15 & & 15 & & 15 & ns \\
\hline \(t_{\text {ER }}\) & Input, I/O, or Feedback to Output Disable (Note 1) & & 15 & & 15 & & 15 & ns \\
\hline \(t_{\text {LP }}\) & \(t_{\text {PD }}\) Increase for Powered-down Macrocell (Note 3) & & 10 & & 10 & & 10 & ns \\
\hline tLPS & \(t_{\text {s }}\) Increase for Powered-down Macrocell (Note 3) & & 10 & & 10 & & 10 & ns \\
\hline t LPCO & \(\mathrm{t}_{\mathrm{CO}}\) Increase for Powered-down Macrocell (Note 3) & & 0 & & 0 & & 0 & ns \\
\hline \(t_{\text {LPEA }}\) & \(\mathrm{t}_{\mathrm{EA}}\) Increase for Powered-down Macrocell (Note 3) & & 10 & & 10 & & 10 & ns \\
\hline
\end{tabular}

\section*{Notes:}
1. These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
2. See Switching Test Circuit for test conditions.
3. If a signal is powered-down, this parameter must be added to its respective high-speed parameter.

\section*{ABSOLUTE MAXIMUM RATINGS}

Storage Temperature . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Ambient Temperature
with Power Applied. \(\qquad\)
Supply Voltage with
Respect to Ground. . . . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . -0.5 V to \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\)
DC Output or
I/O Pin Voltage \(\qquad\)
Static Discharge Voltage . . . . . . . . . . . . . . . . 2001 V
Latchup Current ( \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ). . . . . 200 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

\section*{OPERATING RANGES}

\section*{Industrial (I) Devices}

Temperature ( \(\mathrm{T}_{\mathrm{A}}\) )
Operating in Free Air. . . . . . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) )
with Respect to Ground . . . . . . . . . . +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & Test Conditions & Min & Typ & Max & Unit \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & Output HIGH Voltage & \(\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}\) or \(\mathrm{V}_{\mathrm{IL}}\) & 2.4 & & & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & Output LOW Voltage & \(\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}\) or \(\mathrm{V}_{\mathrm{IL}}\) & & & 0.5 & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input HIGH Voltage & Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) & 2.0 & & & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input LOW Voltage & Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) & & & 0.8 & V \\
\hline \(\mathrm{I}_{\mathrm{H}}\) & Input HIGH Leakage Current & \(\mathrm{V}_{\mathrm{IN}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}\) (Note 2) & & & 10 & \(\mu \mathrm{A}\) \\
\hline IIL & Input LOW Leakage Current & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\operatorname{Max}\) (Note 2) & & & -10 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{l}_{\text {OzH }}\) & Off-State Output Leakage Current HIGH & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{OUT}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\operatorname{Max} \\
& \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}(\text { Note } 2)
\end{aligned}
\] & & & 10 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{l}_{\text {OZL }}\) & Off-State Output Leakage Current LOW & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\
& \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}(\text { Note 2) }
\end{aligned}
\] & & & -10 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\text {SC }}\) & Output Short-Circuit Current & \(\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\mathrm{Max}(\) Notes 3, 5) & -30 & & -160 & mA \\
\hline \multirow{2}{*}{\(I_{C C}\)} & Supply Current (Static) & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=0 \mathrm{MHz}\) (Note 4) & & 40 & & mA \\
\hline & Supply Current (Active) & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\) (Note 4) & & 45 & & mA \\
\hline
\end{tabular}

\section*{Notes:}
1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of \(I_{I L}\) and \(I_{O Z L}\) (or \(I_{I H}\) and \(I_{O Z H}\) ).
3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. \(V_{O U T}=0.5 \mathrm{~V}\) has been chosen to avoid test problems caused by tester ground degradation.
4. This parameter is measured in low-power mode with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled and reset.
5. This parameter is not \(100 \%\) tested, but is evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

\section*{CAPACITANCE (Note 1)}
\begin{tabular}{|c|l|l|l|c|c|}
\hline \begin{tabular}{c} 
Parameter \\
Symbol
\end{tabular} & \multicolumn{2}{|c|}{ Parameter Description } & \multicolumn{2}{|c|}{ Test Conditions } & Typ
\end{tabular} Unit \begin{tabular}{c} 
U \\
\hline \(\mathrm{C}_{\mathrm{IN}}\) \\
\hline \(\mathrm{C}_{\mathrm{OUT}}\) \\
Input Capacitance \\
\hline
\end{tabular}

\section*{SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)}


SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter Symbol} & \multirow[b]{2}{*}{Parameter Description} & \multicolumn{2}{|c|}{-10} & \multicolumn{2}{|c|}{-12} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & \\
\hline \({ }^{\text {SLL }}\) & Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate & 8.5 & & 10.5 & & ns \\
\hline \(\mathrm{t}_{\text {IGS }}\) & Input Latch Gate to Output Latch Setup & 11 & & 13.5 & & ns \\
\hline \({ }^{\text {t WIGL }}\) & Input Latch Gate Width LOW & 5 & & 6 & & ns \\
\hline \(t_{\text {PDLL }}\) & Input, I/O, or Feedback to Output Through Transparent Input and Output Latches & & 14 & & 17 & ns \\
\hline \(t_{\text {AR }}\) & Asynchronous Reset to Registered or Latched Output & & 15 & & 19.5 & ns \\
\hline \(\mathrm{t}_{\text {ARW }}\) & Asynchronous Reset Width (Note 1) & 10 & & 12 & & ns \\
\hline \(t_{\text {ARR }}\) & Asynchronous Reset Recovery Time (Note 1) & 10 & & 10 & & ns \\
\hline \(t_{\text {AP }}\) & Asynchronous Preset to Registered or Latched Output & & 15 & & 18 & ns \\
\hline \(\mathrm{t}_{\text {APW }}\) & Asynchronous Preset Width (Note 1) & 10 & & 12 & & ns \\
\hline \(t_{\text {APR }}\) & Asynchronous Preset Recovery Time (Note 1) & 10 & & 10 & & ns \\
\hline \(t_{\text {EA }}\) & Input, I/O, or Feedback to Output Enable (Note 1) & & 15 & & 15 & ns \\
\hline \(t_{\text {ER }}\) & Input, I/O, or Feedback to Output Disable (Note 1) & & 15 & & 15 & ns \\
\hline \(t_{\text {LP }}\) & \(\mathrm{t}_{\text {PD }}\) Increase for Powered-down Macrocell (Note 3) & & 10 & & 10 & ns \\
\hline \(t_{\text {LPS }}\) & \(\mathrm{t}_{\text {s }}\) Increase for Powered-down Macrocell (Note 3) & & 10 & & 10 & ns \\
\hline tLPCO & \(\mathrm{t}_{\text {co }}\) Increase for Powered-down Macrocell ( Note 3 ) & & 0 & & 0 & ns \\
\hline \(t_{\text {LPEA }}\) & \(t_{\text {EA }}\) Increase for Powered-down Macrocell (Note 3) & & 10 & & 10 & ns \\
\hline
\end{tabular}

\section*{Notes:}
1. These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
2. See Switching Test Circuit for test conditions.
3. If a signal is powered-down, this parameter must be added to its respective high-speed parameter.

AMDin

\section*{ABSOLUTE MAXIMUM RATINGS}

Storage Temperature . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Ambient Temperature
with Power Applied. . . . . . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Supply Voltage with
Respect to Ground. . . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . -0.5 V to \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\)
DC Output or
I/O Pin Voltage \(\qquad\)
Static Discharge Voltage . . . . . . . . . . . . . . . . . 2001 V
Latchup Current ( \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(85^{\circ} \mathrm{C}\) ). . . . . . 200 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

\section*{OPERATING RANGES}

\section*{Industrial (I) Devices}

Ambient Temperature ( \(T_{A}\) )
Operating in Free Air. . . . . . . . . . . . . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Supply Voltage ( \(\mathrm{V}_{\mathrm{CC}}\) )
with Respect to Ground . . . . . . . . . . +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & Test Conditions & Min & Typ & Max & Unit \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & Output HIGH Voltage & \(\mathrm{I}_{\mathrm{OH}}=-3.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}\) or \(\mathrm{V}_{\mathrm{IL}}\) & 2.4 & & & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & Output LOW Voltage & \(\mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}\) or \(\mathrm{V}_{\mathrm{IL}}\) & & & 0.5 & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Input HIGH Voltage & Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) & 2.0 & & & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & Input LOW Voltage & Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) & & & 0.8 & V \\
\hline \(\mathrm{IIH}^{\text {I }}\) & Input HIGH Leakage Current & \(\mathrm{V}_{\mathrm{IN}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\operatorname{Max}\) (Note 2) & & & 10 & \(\mu \mathrm{A}\) \\
\hline 1 IL & Input LOW Leakage Current & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}\) (Note 2) & & & -10 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{l}_{\text {OzH }}\) & Off-State Output Leakage Current HIGH & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{OUT}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max} \\
& \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}(\text { Note } 2)
\end{aligned}
\] & & & 10 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\text {OzL }}\) & Off-State Output Leakage Current LOW & \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}\) \(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}\) or \(\mathrm{V}_{\mathrm{IL}}\) (Note 2) & & & -10 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\text {SC }}\) & Output Short-Circuit Current & \(\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\mathrm{Max}\) (Notes 3, 5) & -30 & & -160 & mA \\
\hline \multirow[b]{2}{*}{\(I_{\text {cc }}\)} & Supply Current (Static) & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=0 \mathrm{MHz}\) (Note 4) & & 40 & & mA \\
\hline & Supply Current (Active) & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\) (Note 4) & & 45 & & mA \\
\hline
\end{tabular}

\section*{Notes:}
1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of \(I_{I L}\) and \(I_{O Z L}\) (or \(I_{I H}\) and \(I_{O Z H}\) ).
3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. \(V_{O U T}=0.5 \mathrm{~V}\) has been chosen to avoid test problems caused by tester ground degradation.
4. This parameter is measured in low-power mode with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled and reset.
5. This parameter is not \(100 \%\) tested, but is evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

\section*{CAPACITANCE (Note 1)}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter Symbol & Parameter Description & \multicolumn{2}{|r|}{Test Conditions} & Typ & Unit \\
\hline \(\mathrm{C}_{\text {IN }}\) & Input Capacitance & \(\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}\) & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{f}=1 \mathrm{MHz}
\end{aligned}
\]} & 6 & pF \\
\hline Cout & Output Capacitance & \(\mathrm{V}_{\text {OUT }}=2.0 \mathrm{~V}\) & & 8 & pF \\
\hline
\end{tabular}

\section*{SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter Symbol} & \multicolumn{4}{|c|}{\multirow[b]{2}{*}{Parameter Description}} & \multicolumn{2}{|c|}{-14} & \multicolumn{2}{|c|}{-18} & \multicolumn{2}{|c|}{-24} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & & Min & Max & Min & Max & Min & Max & \\
\hline \(t_{\text {PD }}\) & \multicolumn{4}{|l|}{Input, I/O, or Feedback to Combinatorial Output (Note 3)} & & 14.5 & & 18 & & 24 & ns \\
\hline \multirow{2}{*}{\({ }^{\text {ts }}\)} & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{Setup Time from Input, I/O, or Feedback to Clock}} & D-type & 8.5 & & 12 & & 16 & & ns \\
\hline & & & & T-type & 10 & & 13.5 & & 17 & & ns \\
\hline \(t_{\text {H }}\) & \multicolumn{4}{|l|}{Register Data Hold Time} & 0 & & 0 & & 0 & & ns \\
\hline \(\mathrm{t}_{\mathrm{CO}}\) & \multicolumn{4}{|l|}{Clock to Output (Note 3)} & & 10 & & 12 & & 14.5 & ns \\
\hline \(t_{\text {WL }}\) & \multicolumn{3}{|l|}{\multirow{2}{*}{Clock Width}} & LOW & 7.5 & & 7.5 & & 10 & & ns \\
\hline \(\mathrm{t}_{\mathrm{WH}}\) & & & & HIGH & 7.5 & & 7.5 & & 10 & & ns \\
\hline \multirow{5}{*}{\(\mathrm{f}_{\text {MAX }}\)} & \multirow{5}{*}{\begin{tabular}{l}
Maximum \\
Frequency \\
(Note 1)
\end{tabular}} & External & & D-type & 53 & & 40 & & 32 & & MHz \\
\hline & & Feedback & & T-type & 50 & & 38 & & 30.5 & & MHz \\
\hline & & \multicolumn{2}{|l|}{\multirow{2}{*}{Internal Feedback (f \({ }_{\text {CNT }}\) )}} & D-type & 61.5 & & 53 & & 38 & & MHz \\
\hline & & & & T-type & 57 & & 44 & & 34.5 & & MHz \\
\hline & & No Feedback & \multicolumn{2}{|l|}{\(1 /\left(t_{W L}+t_{W H}\right)\)} & 66.5 & & 66.5 & & 50 & & MHz \\
\hline \(t_{\text {SL }}\) & \multicolumn{4}{|l|}{Setup Time from Input, I/O, or Feedback to Gate} & 8.5 & & 12 & & 16 & & ns \\
\hline \(\mathrm{t}_{\mathrm{HL}}\) & \multicolumn{4}{|l|}{Latch Data Hold Time} & 0 & & 0 & & 0 & & ns \\
\hline \(\mathrm{t}_{\mathrm{GO}}\) & \multicolumn{4}{|l|}{Gate to Output} & & 12 & & 13.5 & & 14.5 & ns \\
\hline \(\mathrm{t}_{\text {GWL }}\) & \multicolumn{4}{|l|}{Gate Width LOW} & 7.5 & & 7.5 & & 10 & & ns \\
\hline \(t_{\text {PDL }}\) & \multicolumn{4}{|l|}{Input, I/O, or Feedback to Output Through Transparent Input or Output Latch} & & 17 & & 20.5 & & 26.5 & ns \\
\hline \(\mathrm{t}_{\text {SIR }}\) & \multicolumn{4}{|l|}{Input Register Setup Time} & 2.5 & & 2.5 & & 2.5 & & ns \\
\hline \(t_{\text {HIR }}\) & \multicolumn{4}{|l|}{Input Register Hold Time} & 3 & & 3.5 & & 4 & & ns \\
\hline \(\mathrm{t}_{\mathrm{ICO}}\) & \multicolumn{4}{|l|}{Input Register Clock to Combinatorial Output} & & 18 & & 22 & & 28 & ns \\
\hline \multirow[b]{2}{*}{\(\mathrm{t}_{\text {ICS }}\)} & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{Input Register Clock to Output Register Setup}} & D-type & 14.5 & & 18 & & 24 & & ns \\
\hline & & & & T-type & 16 & & 19.5 & & 25.5 & & ns \\
\hline \(t_{\text {WICL }}\) & \multicolumn{3}{|l|}{\multirow{2}{*}{Input Register Clock Width}} & LOW & 7.5 & & 7.5 & & 10 & & ns \\
\hline \(t_{\text {WICH }}\) & & & & HIGH & 7.5 & & 7.5 & & 10 & & ns \\
\hline \(\mathrm{f}_{\text {MAXIR }}\) & \multicolumn{2}{|l|}{Maximum Input Register Frequency} & \multicolumn{2}{|l|}{\(1 /\left(t_{\text {WICL }}+t_{\text {WICH }}\right)\)} & 66.5 & & 66.5 & & 50 & & MHz \\
\hline \(\mathrm{t}_{\text {SIL }}\) & \multicolumn{4}{|l|}{Input Latch Setup Time} & 2.5 & & 2.5 & & 2.5 & & ns \\
\hline \(\mathrm{t}_{\text {HIL }}\) & \multicolumn{4}{|l|}{Input Latch Hold Time} & 3 & & 3.5 & & 4 & & ns \\
\hline \(\mathrm{t}_{\text {IGO }}\) & \multicolumn{4}{|l|}{Input Latch Gate to Combinatorial Output} & & 20.5 & & 24 & & 30 & ns \\
\hline
\end{tabular}

\section*{SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2) (continued)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter Symbol} & \multirow[b]{2}{*}{Parameter Description} & \multicolumn{2}{|c|}{-14} & \multicolumn{2}{|c|}{-18} & \multicolumn{2}{|c|}{-24} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & \\
\hline \(\mathrm{t}_{\text {IGOL }}\) & Input Latch Gate to Output Through Transparent Output Latch & & 23 & & 26.5 & & 32.5 & ns \\
\hline \(t_{\text {SLL }}\) & Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate & 11 & & 14.5 & & 18 & & ns \\
\hline \(\mathrm{t}_{\text {IGS }}\) & Input Latch Gate to Output Latch Setup & 16 & & 19.5 & & 25.5 & & ns \\
\hline \(t_{\text {WIGL }}\) & Input Latch Gate Width LOW & 7.5 & & 7.5 & & 10 & & ns \\
\hline \(t_{\text {PDLL }}\) & Input, I/O, or Feedback to Output Through Transparent Input and Output Latches & & 19.5 & & 23 & & 29 & ns \\
\hline \(t_{\text {AR }}\) & Asynchronous Reset to Registered or Latched Output & & 19.5 & & 24 & & 30 & ns \\
\hline \(\mathrm{t}_{\text {ARW }}\) & Asynchronous Reset Width (Note 1) & 14.5 & & 18 & & 24 & & ns \\
\hline \(t_{\text {ARR }}\) & Asynchronous Reset Recovery Time (Note 1) & 10 & & 12 & & 18 & & ns \\
\hline \(\mathrm{t}_{\mathrm{AP}}\) & Asynchronous Preset to Registered or Latched Output & & 19.5 & & 24 & & 30 & ns \\
\hline \(\mathrm{t}_{\text {APW }}\) & Asynchronous Preset Width (Note 1) & 14.5 & & 18 & & 24 & & ns \\
\hline \(t_{\text {APR }}\) & Asynchronous Preset Recovery Time (Note 1) & 10 & & 12 & & 18 & & ns \\
\hline \(t_{\text {EA }}\) & Input, I/O, or Feedback to Output Enable (Note 1) & & 14.5 & & 18 & & 24 & ns \\
\hline \(t_{E R}\) & Input, I/O, or Feedback to Output Disable (Note 1) & & 14.5 & & 18 & & 24 & ns \\
\hline \(t_{\text {LP }}\) & \(t_{\text {PD }}\) Increase for Powered-down Macrocell (Note 3) & & 10 & & 10 & & 10 & ns \\
\hline tLPS & ts Increase for Powered-down Macrocell (Note 3) & & 10 & & 10 & & 10 & ns \\
\hline t LPCO & \(t_{\mathrm{CO}}\) Increase for Powered-down Macrocell (Note 3) & & 0 & & 0 & & 0 & ns \\
\hline tLPEA & \(t_{\text {EA }}\) Increase for Powered-down Macrocell (Note 3) & & 10 & & 10 & & 10 & ns \\
\hline
\end{tabular}

\section*{Notes:}
1. These parameters are not \(100 \%\) tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
2. See Switching Test Circuit for test conditions.
3. If a signal is powered-down, this parameter must be added to its respective high-speed parameter.

\section*{AMD}

TYPICAL ICC CHARACTERISTICS
\(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)


20405B-5

The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Maximum frequency shown uses internal feedback and a D-type register.

\section*{TYPICAL THERMAL CHARACTERISTICS}

Measured at \(25^{\circ} \mathrm{C}\) ambient. These parameters are not tested.
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter Symbol} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Parameter Description}} & \multicolumn{2}{|c|}{Typ} & \multirow[b]{2}{*}{Unit} \\
\hline & & & TQFP & PLCC & \\
\hline \(\theta_{\text {jc }}\) & \multicolumn{2}{|l|}{Thermal impedance, junction to case} & 11.3 & 4 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \(\theta_{\mathrm{ja}}\) & \multicolumn{2}{|l|}{Thermal impedance, junction to ambient} & 41 & 30.4 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \multirow{4}{*}{\(\theta_{\text {jma }}\)} & \multirow{4}{*}{Thermal impedance, junction to ambient with air flow} & 200 Ifpm air & 35 & 18.5 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline & & 400 Ifpm air & 33.7 & 15.9 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline & & 600 Ifpm air & 32.6 & 13.5 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline & & 800 Ifpm air & 32 & 12.8 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

\section*{Plastic \(\theta_{j c}\) Considerations}

The data listed for plastic \(\theta_{j c}\) are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the \(\theta_{j c}\) measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, \(\theta_{j c}\) tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment. TQFP thermal measurements are taken with components on a six-layer printed circuit board.

\section*{SWITCHING WAVEFORMS}


\section*{Combinatorial Output}


20405B-7
Registered Output


20405B-9


20405B-11
Registered Input

Registered Input


Input Register to Output Register Setup

\section*{Notes:}
1. \(V_{T}=1.5 \mathrm{~V}\).
2. Input pulse amplitude 0 V to 3.0 V .
3. Input rise and fall times \(2 \mathrm{~ns}-4 \mathrm{~ns}\) typical.

\section*{SWITCHING WAVEFORMS}


20405B-13

\section*{Latched Input}


20405B-14
Latched Input and Output

\section*{Notes:}
1. \(V_{T}=1.5 \mathrm{~V}\).
2. Input pulse amplitude 0 V to 3.0 V .
3. Input rise and fall times \(2 \mathrm{~ns}-4 \mathrm{~ns}\) typical.

\section*{SWITCHING WAVEFORMS}


20405B-15
Input Register Clock Width


20405B-17


20405B-16
Input Latch Gate Width


20405B-18
Asynchronous Preset


20405B-19
Output Disable/Enable

\section*{Notes:}
1. \(V_{T}=1.5 \mathrm{~V}\).
2. Input pulse amplitude 0 V to 3.0 V .
3. Input rise and fall times \(2 n s-4\) ns typical.

\section*{KEY TO SWITCHING WAVEFORMS}
\begin{tabular}{ll} 
WAVEFORM & \begin{tabular}{l} 
INPUTS \\
Must be \\
Steady
\end{tabular} \\
\begin{tabular}{l} 
May \\
Change \\
Steady be
\end{tabular} \\
from H to L
\end{tabular}\(\quad\)\begin{tabular}{l} 
Will be \\
Changing \\
from H to L
\end{tabular}

KS000010-PAL

\section*{SWITCHING TEST CIRCUIT}

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Specification} & \multirow[b]{2}{*}{\(\mathrm{S}_{1}\)} & \multirow[b]{2}{*}{\(\mathrm{C}_{\mathrm{L}}\)} & \multicolumn{2}{|c|}{Commercial} & \multirow[b]{2}{*}{Measured Output Value} \\
\hline & & & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2}\) & \\
\hline \(\mathrm{t}_{\mathrm{PD}}, \mathrm{t}_{\mathrm{CO}}\) & Closed & \multirow[b]{2}{*}{35 pF} & \multirow{3}{*}{\(300 \Omega\)} & \multirow{3}{*}{390 ת} & \multirow[b]{2}{*}{1.5 V} \\
\hline \(t_{\text {EA }}\) & \begin{tabular}{l}
\(\mathrm{Z} \rightarrow \mathrm{H}\) : Open \\
Z \(\rightarrow\) L: Closed
\end{tabular} & & & & \\
\hline \(t_{\text {ER }}\) & \[
\begin{aligned}
& \mathrm{H} \rightarrow \mathrm{Z} \text { : Open } \\
& \mathrm{L} \rightarrow \mathrm{Z} \text { : Closed }
\end{aligned}
\] & 5 pF & & & \[
\begin{aligned}
& \mathrm{H} \rightarrow \mathrm{Z}: \mathrm{V}_{\mathrm{OH}}-0.5 \mathrm{~V} \\
& \mathrm{~L} \rightarrow \mathrm{Z}: \mathrm{V}_{\mathrm{OL}}+0.5 \mathrm{~V}
\end{aligned}
\] \\
\hline
\end{tabular}

\footnotetext{
* Switching several outputs simultaneously should be avoided for accurate measurement.
}

\section*{\(F_{\text {MAX }}\) PARAMETERS}

The parameter \(\mathrm{f}_{\mathrm{MAX}}\) is the maximum clock rate at which the device is guaranteed to operate. Because the flexibility inherent in programmable logic devices offers a choice of clocked flip-flop designs, \(f_{\text {MAX }}\) is specified for three types of synchronous designs.

The first type of design is a state machine with feedback signals sent off-chip. This external feedback could go back to the device inputs, or to a second device in a multi-chip state machine. The slowest path defining the period is the sum of the clock-to-output time and the input setup time for the external signals ( \(\mathrm{t}_{\mathrm{S}}+\mathrm{t}_{\mathrm{CO}}\) ). The reciprocal, \(\mathrm{f}_{\mathrm{MAX}}\), is the maximum frequency with external feedback or in conjunction with an equivalent speed device. This \(\mathrm{f}_{\text {MAX }}\) is designated " \(\mathrm{f}_{\text {MAX }}\) external."
The second type of design is a single-chip state machine with internal feedback only. In this case, flip-flop inputs are defined by the device inputs and flip-flop outputs. Under these conditions, the period is limited by the internal delay from the flip-flop outputs through the internal feedback and logic to the flip-flop inputs. This \(\mathrm{f}_{\text {MAX }}\) is designated " \(\mathrm{mAX}_{\mathrm{MAX}}\) internal". A simple internal counter is a good example of this type of design; therefore, this parameter is sometimes called "f \(\mathrm{f}_{\mathrm{CNT}}\)."

The third type of design is a simple data path application. In this case, input data is presented to the flip-flop and clocked through; no feedback is employed. Under these conditions, the period is limited by the sum of the data setup time and the data hold time ( \(t_{S}+t_{H}\) ). However, a lower limit for the period of each \(f_{\text {MAX }}\) type is the minimum clock period ( \(\mathrm{t}_{\mathrm{WH}}+\mathrm{t}_{\mathrm{WL}}\) ). Usually, this minimum clock period determines the period for the third \(f_{\text {MAX }}\), designated "f MAX no feedback."
For devices with input registers, one additional \(f_{\text {MAX }}\) parameter is specified: \(f_{\text {MAXIR }}\). Because this involves no feedback, it is calculated the same way as \(\mathrm{f}_{\text {MAX }}\) no feedback. The minimum period will be limited either by the sum of the setup and hold times ( \(\mathrm{t}_{\text {SIR }}+\mathrm{t}_{\text {HIR }}\) ) or the sum of the clock widths ( \(t_{\text {WICL }}+t_{\text {WICH }}\) ). The clock widths are normally the limiting parameters, so that \(f_{\text {MAXIR }}\) is specified as \(1 /\left(t_{\text {WICL }}+t_{\text {WICH }}\right)\). Note that if both input and output registers are use in the same path, the overall frequency will be limited by \(t_{I C S}\).

All frequencies except \(f_{\text {MAX }}\) internal are calculated from other measured AC parameters. \(\mathrm{f}_{\mathrm{MAX}}\) internal is measured directly.


\section*{ENDURANCE CHARACTERISTICS}

The MACH families are manufactured using AMD's advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link used in bipolar
parts. As a result, the device can be erased and reprogrammed, a feature which allows \(100 \%\) testing at the factory.

\section*{Endurance Characteristics}
\begin{tabular}{|c|l|c|c|l|}
\hline \begin{tabular}{c} 
Parameter \\
Symbol
\end{tabular} & \multicolumn{1}{|c|}{ Parameter Description } & Min & Units & \multicolumn{1}{|c|}{ Test Conditions } \\
\hline \multirow{2}{*}{\(\mathrm{t}_{\mathrm{DR}}\)} & Min Pattern Data Retention Time & 10 & Years & Max Storage Temperature \\
\cline { 3 - 5 } & & 20 & Years & Max Operating Temperature \\
\hline N & Max Reprogramming Cycles & 100 & Cycles & Normal Programming Conditions \\
\hline
\end{tabular}

\section*{AMD}

INPUT/OUTPUT EQUIVALENT SCHEMATICS


Input


20405B-22

\section*{POWER-UP RESET}

The MACH devices have been designed with the capability to reset during system power-up. Following power-up, all flip-flops will be reset to LOW. The output state will depend on the logic polarity. This feature provides extra flexibility to the designer and is especially valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up
reset and the wide range of ways \(\mathrm{V}_{\mathrm{CC}}\) can rise to its steady state, two conditions are required to insure a valid power-up reset. These conditions are:
1. The \(\mathrm{V}_{\mathrm{CC}}\) rise must be monotonic.
2. Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.
\begin{tabular}{|c|l|c|c|}
\hline Parameter Symbol & Parameter Descriptions & Max & Unit \\
\hline \(\mathrm{t}_{\mathrm{PR}}\) & Power-Up Reset Time & 10 & \(\mu \mathrm{~s}\) \\
\hline \(\mathrm{t}_{\mathrm{S}}\) & Input or Feedback Setup Time & \multirow{2}{*}{ See Switching Characteristics } \\
\hline \(\mathrm{t}_{\mathrm{WL}}\) & Clock Width LOW & & \\
\hline
\end{tabular}


20405B-23
Power-Up Reset Waveform

DEVELOPMENT SYSTEMS (subject to change)
For more information on the products listed below, please consult the AMD FusionPLD Catalog.
\begin{tabular}{|c|c|}
\hline MANUFACTURER & SOFTWARE DEVELOPMENT SYSTEMS \\
\hline \begin{tabular}{l}
Advanced Micro Devices, Inc. \\
P.O. Box 3453, MS 1028 \\
Sunnyvale, CA 94088-3543 \\
(800) 222-9323 or (408) 732-2400
\end{tabular} & MACHXL \({ }^{\circledR}\) Software Ver. 3.0 \\
\hline \begin{tabular}{l}
Advanced Micro Devices, Inc. \\
P.O. Box 3453, MS 1028 \\
Sunnyvale, CA 94088-3543 \\
(800) 222-9323 or (408) 732-2400
\end{tabular} & Design Center/AMD Software \\
\hline Advanced Micro Devices, Inc. P.O. Box 3453, MS 1028 Sunnyvale, CA 94088-3543 (800) 222-9323 or (408) 732-2400 & AMD-ABEL Software Data I/O MACH Fitters \\
\hline \begin{tabular}{l}
Advanced Micro Devices, Inc. \\
P.O. Box 3453, MS 1028 \\
Sunnyvale, CA 94088-3543 \\
(800) 222-9323 or (408) 732-2400
\end{tabular} & PROdeveloper/AMD Software PROsynthesis/AMD Software \\
\hline Cadence Design Systems 555 River Oaks Pkwy San Jose, CA 95134 (408) 943-1234 & \begin{tabular}{l}
PLD \({ }^{\text {TM }}\) Designer \\
Verilog, LeapFrog, RapidSim Simulators \\
Ver. 9504
\end{tabular} \\
\hline \begin{tabular}{l}
Data I/O Corporation 10525 Willows Road N.E. \\
P.O. Box 97046 \\
Redmond, WA 98073-9746 \\
(800) 332-8246 or (206) 881-6444
\end{tabular} & \begin{tabular}{l}
ABEL \({ }^{\text {TM }}\) Software \\
Synario \({ }^{\text {TM }}\) Software
\end{tabular} \\
\hline Mentor Graphics Corp. 8005 S.W. Boeckman Rd. Wilsonville, OR 97070-7777 (800) 547-3000 or (503) 685-7000 & \begin{tabular}{l}
PLDSynthesis \({ }^{\text {TM }}\) II \\
QuickSim Simulator
\end{tabular} \\
\hline MicroSim Corp. 20 Fairbanks Irvine, CA 92718 (714) 770-3022 & Design Center Software \\
\hline MINC Incorporated 6755 Earl Drive, Suite 200 Colorado Springs, CO 80918 (800) 755-FPGA or (719) 590-1155 & PLDesigner \({ }^{\text {TM }}\)-XL Software \\
\hline \begin{tabular}{l}
SUSIE-CAD \\
10000 Nevada Highway, Suite 201 \\
Boulder City, NV 89005 \\
(702) 293-2271
\end{tabular} & SUSIE \({ }^{\text {TM }}\) Simulator \\
\hline \begin{tabular}{l}
Synopsys Logic Modeling 19500 NW Gibbs Dr. \\
P.O. Box 310 \\
Beaverton, OR 97075 \\
(503) 690-6900
\end{tabular} & SmartModel \({ }^{\circledR}\) Library \\
\hline \begin{tabular}{l}
Teradyne EDA \\
321 Harrison Ave. \\
Boston, MA 02118 \\
(800) 777-2432 or (617) 422-2793
\end{tabular} & MultiSIM Interactive Simulator LASAR \\
\hline
\end{tabular}

DEVELOPMENT SYSTEMS (subject to change) (continued)
\begin{tabular}{|l|c|}
\hline \multicolumn{1}{|c|}{ MANUFACTURER } & SOFTWARE DEVELOPMENT SYSTEMS \\
\hline \begin{tabular}{l} 
Viewlogic Systems, Inc. \\
293 Boston Post Road West \\
Marlboro, MA 01752 \\
(800) 442-4660 or (508) 480-0881
\end{tabular} & \begin{tabular}{c} 
ViewPLD or PROPLD \\
\multicolumn{1}{|c|}{ MANUFACTURER }
\end{tabular} \\
\hline \multicolumn{1}{|c|}{\begin{tabular}{c} 
(Requires PROSim Simulator MACH Fitter) \\
ViewSim Simulator
\end{tabular}} \\
\hline \begin{tabular}{l|c|} 
Acugen Software, Inc. \\
\(427-3\) Amherst St., Suite 391 \\
Nashua, NH 03063 \\
(603) 891-1995
\end{tabular} & TEST GENERATION SYSTEM \\
\hline \begin{tabular}{l} 
iNt GmbH \\
Busenstrasse 6 \\
D-8033 Martinsried, Munich, Germany \\
(87) 857-6667
\end{tabular} & \\
\hline
\end{tabular}

Advanced Micro Devices is not responsible for any information relating to the products of third parties. The inclusion of such information is not a representation nor an endorsement by AMD of these products.

APPROVED PROGRAMMERS (subject to change)
For more information on the products listed below, please consult the AMD FusionPLD Catalog.
\begin{tabular}{|c|c|c|c|c|}
\hline MANUFACTURER & \multicolumn{4}{|c|}{PROGRAMMER CONFIGURATION} \\
\hline Advin Systems, Inc. 1050-L East Duane Ave. Sunnyvale, CA 94086 (408) 243-7000 & \multicolumn{4}{|c|}{Pilot U84} \\
\hline BP Microsystems 100 N. Post Oak Rd. Houston, TX 77055-7237 (800) 225-2102 or (713) 688-4600 & & BP1148 & \multicolumn{2}{|l|}{BP2100} \\
\hline \begin{tabular}{l}
Data I/O Corporation \\
10525 Willows Road N.E. \\
P.O. Box 97046 \\
Redmond, WA 98073-9746 \\
(800) 332-8246 or (206) 881-6444
\end{tabular} & UniSite \({ }^{\text {TM }}\) & Model 2900 & Model 3900 & AutoSite \\
\hline \begin{tabular}{l}
Hi/Lo \\
4F, No. 2, Sec. 5, Ming Shoh E. Rd. Taipei, Taiwan
\end{tabular} & \multicolumn{4}{|c|}{ALL-07 FLEX-700} \\
\hline \begin{tabular}{l}
Logical Devices Inc./Digelec 692 S. Military Trail Deerfield Beach, FL 33442 \\
(800) 331-7766 or (305) 428-6868
\end{tabular} & \multicolumn{4}{|c|}{ALLPROTM-88} \\
\hline \begin{tabular}{l}
SMS North America, Inc. 16522 NE 135th Place \\
Redmond, WA 98052 \\
(800) 722-4122 \\
or \\
SMS \\
Im Grund 15 \\
D-7988 Vangen Im Allgau, Germany \\
07522-5018
\end{tabular} & & Sprint Ex & \multicolumn{2}{|l|}{Multisite} \\
\hline \begin{tabular}{l}
Stag Microsystems Inc. 1600 Wyatt Dr. Suite 3 \\
Santa Clara, CA 95054 \\
(408) 988-1118 \\
or \\
Stag House \\
Martinfield, Welwyn Garden City \\
Herfordshire UK AL7 1JT \\
707-332148
\end{tabular} & \multicolumn{4}{|c|}{Stag Quazar Stag Eclipse} \\
\hline \begin{tabular}{l}
System General 510 S. Park Victoria Dr. Milpitas, CA 95035 (408) 263-6667 or \\
3F, No. 1, Alley 8, Lane 45 Bao Shing Rd., Shin Diau Taipei, Taiwan 2-917-3005
\end{tabular} & & Turpro-1 & X TX & \\
\hline
\end{tabular}

APPROVED ON-BOARD PROGRAMMERS
\begin{tabular}{|l|c|}
\hline \multicolumn{1}{|c|}{ MANUFACTURER } & PROGRAMMER CONFIGURATION \\
\hline \begin{tabular}{l} 
Corelis, Inc. \\
12607 Hidden Creek Way, Suite H \\
Cerritos, California 70703 \\
(310) 926-6727
\end{tabular} & \\
\hline \begin{tabular}{l} 
Advanced Micro Devices \\
P.O. Box 3453, MS-1028 \\
Sunnyvale, CA 94088-3453 \\
(800) 222-9323
\end{tabular} & JTAG PROG \\
\hline
\end{tabular}

PROGRAMMER SOCKET ADAPTERS (subject to change)
\begin{tabular}{|c|c|}
\hline MANUFACTURER & PART NUMBER \\
\hline \begin{tabular}{l}
California Integration Technologies 656 Main Street \\
Placerville, CA 95667 \\
(916) 626-6168
\end{tabular} & Contact Manufacturer \\
\hline EDI Corporation P.O. Box 366 Patterson, CA 95363 (209) 892-3270 & Contact Manufacturer \\
\hline Emulation Technology 2344 Walsh Ave., Bldg. F Santa Clara, CA 95051 (408) 982-0660 & Contact Manufacturer \\
\hline \begin{tabular}{l}
Logical Systems Corp. \\
P.O. Box 6184 \\
Syracuse, NY 13217-6184 \\
(315) 478-0722
\end{tabular} & Contact Manufacturer \\
\hline Procon Technologies, Inc. 1333 Lawrence Expwy, Suite 207 Santa Clara, CA 95051 (408) 246-4456 & Contact Manufacturer \\
\hline
\end{tabular}

\section*{AMD}

\section*{PHYSICAL DIMENSIONS*}

PL 044
44-Pin Plastic Leaded Chip Carrier (measured in inches)

* For reference only. BSC is an ANSI standard for Basic Space Centering.

\section*{PHYSICAL DIMENSIONS}

\section*{PQT044}

\section*{44-Pin Thin Quad Flat Pack (measured in millimeters)}


\section*{Trademarks}

Copyright © 1996 Advanced Micro Devices, Inc. All rights reserved.
AMD, the AMD logo, MACH, and PAL are registered trademarks of Advanced Micro Devices, Inc.
Bus-Friendly is a trademark of Advanced Micro Devices, Inc.
Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.```

