# Low-Resistance DPDT Switches with Negative Rail 


#### Abstract

General Description The MAX14535E-MAX14539E are low on-resistance and high ESD-protected DPDT switches that multiplex analog signals, such as AC-coupled audio or video. These devices combine the low on-capacitance (CON) and low on-resistance (RON) necessary for high-performance switching applications in portable electronics, and include an internal negative supply to pass audio signals that swing below ground (down to -1.5 V ). The MAX14535E/MAX14537E/MAX14539E feature internal shunt resistors on the normally open path (and normally closed path, (MAX14539E)) to reduce clicks and pops heard at the output. The MAX14535EMAX14539E have an enable input (EN) to reduce supply current and set all channels to high-impedance when driven low. When EN is driven low, the MAX14537E/MAX14538E have the lowest possible current consumption, but cannot withstand negative rail signals. The MAX14535E/MAX14536E/MAX14539E can still withstand a negative signal to NC_, NO_, or COM_ from -1.5 V to $\min (\mathrm{Vcc}, 3 \mathrm{~V}$.) The MAX14535E-MAX14539E operate from a +2.4 V to +5.5 V supply. These devices can be powered from the typical analog supply voltage in a cell phone ( +2.5 V to +2.8 V ) or a lithium-ion (Li+) battery (about 4.3 V max). The MAX14535E-MAX14539E have high ESD protection, up to $\pm 15 \mathrm{kV}$ on $\mathrm{COM}_{-}$, and the NC_, NO_, and COM_ voltage can go up to 3.6 V when $\mathrm{V}_{\mathrm{CC}}=0$ without damaging the devices. All devices are offered in a space-saving, 10-pin, $1.4 \mathrm{~mm} \times 1.8 \mathrm{~mm}$ UTQFN package, and operate over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ extended temperature range.


## Applications

Cell Phones MP3 Players

Notebook Computers PDAs
——

Features

- Low $0.135 \Omega$ (typ) On-Resistance
- Low $0.3 \mathrm{~m} \Omega$ (typ) Ron Flatness
- Single +2.4 V to +5.5 V Supply Voltage
- Pass Audio Signal Between -1.5V and min (Vcc, 3V)
- Internal Shunt Resistors for Click-and-Pop Reduction (MAX14535E/MAX14537E/MAX14539E)
- Withstand 3.6V (max) Applied to NC_, NO_, and COM_ when Vcc $=0 \mathrm{~V}$
- High ESD Protection: Up to $\pm 15 \mathrm{kV}$ on $\mathrm{COM}_{-}$
- 10-Pin UTQFN (1.4mm x 1.8 mm ) Package
- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Operating Temperature Range

Pin Configuration


Typical Operating Circuits appear at end of data sheet.
Ordering Information/Selector Guide

| PART | PIN-PACKAGE | TOP MARK | SHUNT RESISTORS | SHUTDOWN MODE <br> (EN = LOW) <br> SIGNAL RANGE |
| :--- | :---: | :---: | :---: | :---: |
| MAX14535EEVB + | 10 UTQFN | AAS | NO1, NO2 Terminals | -1.5 V to min (VCC, 3V) |
| MAX14536EEVB + | 10 UTQFN | AAT | - | -1.5 V to min (VCC, 3V) |
| MAX14537EEVB ${ }^{\star}$ | 10 UTQFN | AAU | NO1, NO2 Terminals | 0 to VCC |
| MAX14538EEVB ${ }^{\star}$ | 10 UTQFN | AAV | - | 0 to VCC |
| MAX14539EEVB ${ }^{\star}{ }^{\star}$ | 10 UTQFN | AAW | NO_ and NC_ Terminals | -1.5 V to min (VCC, 3 V ) |

Note: All devices are specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.
+Denotes a lead(Pb)-free package/RoHS-compliant package.
*Future product-contact factory for availability.

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

## Low-Resistance DPDT Switches with Negative Rail

## ABSOLUTE MAXIMUM RATINGS

(Voltages referenced to GND.)

| VCC, CB, EN ...................................... | $0.3 \mathrm{~V} \text { to }+6.0 \mathrm{~V}$ |
| :---: | :---: |
| NO_, NC_, COM_ (VCC > 2.4V, MAX14535E/ MAX14536E/MAX14539E). |  |
| NO_, NC_, COM_ (VCC < 2.4V, MAX14535E/ MAX14536E/MAX14539E). | V |
| $\begin{aligned} & \text { NO_, }_{-} \text {NC_, COM_ }\left(V_{E N}<V_{\text {IL }},\right. \text { MAX14537E/ } \\ & \text { MAX14538E)........................................... } \end{aligned}$ | -0.3V to +6.0V |
| $\begin{aligned} & \text { NO_, }_{-} \mathrm{NC}_{-}, \mathrm{COM}_{-}\left(\mathrm{V}_{\text {EN }}>\mathrm{V}_{\text {IL }}, \mathrm{V}_{C C}>2.4 \mathrm{~V}, \ldots\right. \\ & \text { MAX14537E/MAX14538E)................... } \end{aligned}$ | 1.8 V to +3.6V |
| $\mathrm{NO}_{-}$, NC_, $^{\text {C }}$ COM_ (VEN $<\mathrm{V}_{\text {IL }}, \mathrm{V}_{C C}<2.4 \mathrm{~V}$, MAX14537E/MAX14538E) | -0.3V to + |

Continuous Current into NO_, NC_, COM_ Terminals .... $\pm 300 \mathrm{~mA}$ Peak Current into NO_, NC_,
COM_Terminals ( $50 \%$ duty cycle)............................. $\pm 500 \mathrm{~mA}$
Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
10-Pin UTQFN (derate $6.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )......... 559 mW Junction-to-Ambient Thermal Resistance ( $\theta_{\mathrm{JA}}$ ) (Note 1)..143.1 ${ }^{\circ} \mathrm{C} / \mathrm{W}$ Junction-to-Case Thermal Resistance ( $\theta_{\mathrm{JC}}$ ) (Note 1) ...20.1 ${ }^{\circ} \mathrm{C} / \mathrm{W}$ Operating Temperature Range
ge .......................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Storage Temperature Range ............................. $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Junction Temperature Range ............................ $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (soldering, 10s) ................................. $+300^{\circ} \mathrm{C}$

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7 using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=+2.4 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{VCC}=+3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power-Supply Range | $V_{\text {CC }}$ |  |  | 2.4 |  | 5.5 | V |
| Supply Current | Icc | $\begin{aligned} & V_{C C}= \\ & 3.0 V \end{aligned}$ | MAX14537E/MAX14538E, $V_{E N}=0$ |  |  | 1 | $\mu \mathrm{A}$ |
|  |  |  | MAX14535E/MAX14536E/ MAX14539E, $V_{E N}=0, V_{E N}=V_{C C}$ |  | 8 | 15 |  |
|  |  | $\begin{aligned} & V_{C C}= \\ & 5.5 \mathrm{~V} \end{aligned}$ | MAX14537E/MAX14538E, $V_{E N}=0$ |  | 1 |  |  |
|  |  |  | MAX14535E/MAX14536E/ MAX14539E, $V_{E N}=0, V_{E N}=V_{C C}$ |  | 12 | 25 |  |
| Supply Current Increase with Logic Level |  | $\mathrm{V}_{\mathrm{EN}}=0.4 \mathrm{~V}$ or $1.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CB}}=0.4 \mathrm{~V}$ or 1.4 V |  |  |  | 5 | $\mu \mathrm{A}$ |
| Analog Signal Range |  | MAX14537E/MAX14538E, $V_{E N}<V_{\text {IL }}$ |  | 0 |  | VCC | V |
|  |  | MAX14537E/MAX14538E,$V_{E N}>V_{I H}$ |  | -1.5 |  | $\begin{gathered} \mathrm{Min} \\ (3.0 \mathrm{~V}, \\ \left.\mathrm{V}_{\mathrm{CC}}\right) \\ \hline \end{gathered}$ |  |
|  |  | MAX14535E/MAX14536E/MAX14539E |  | -1.5 |  | $\begin{gathered} \mathrm{Min} \\ (3.0 \mathrm{~V}, \\ \left.\mathrm{V}_{\mathrm{CC}}\right) \end{gathered}$ |  |
| On-Resistance | Ron | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=-1.5 \mathrm{~V}, 3.0 \mathrm{~V} ; \\ & \mathrm{INO}_{-}=100 \mathrm{~mA} \text { or } \mathrm{INC}_{-}=100 \mathrm{~mA} \end{aligned}$ |  |  | 0.135 | 0.35 | $\Omega$ |
| On-Resistance Match Between Channels | $\Delta \mathrm{RON}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}^{-}=0 ; \mathrm{ICOM}_{-}=100 \mathrm{~mA} \\ & \text { (Note 3) } \end{aligned}$ |  |  |  | 0.05 | $\Omega$ |
| On-Resistance Flatness | RFLAT(ON) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{ICOM}_{-}=100 \mathrm{~mA} ; \\ & \mathrm{V}_{\text {COM }}=-1.5 \mathrm{~V} \text { to }+3.0 \mathrm{~V}(\text { Note } 4) \end{aligned}$ |  |  | 0.3 | 1 | $\mathrm{m} \Omega$ |
| Shunt Switch Resistance | RSH | $\mathrm{I}_{\mathrm{NO}}$ or $\mathrm{INC}_{-}=1 \mathrm{~mA}$ |  |  | 500 | 1000 | $\Omega$ |

## Low-Resistance DPDT Switches with Negative Rail

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{VCC}=+2.4 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{VCC}=+3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NC_ or NO_ Off-Leakage Current | INC_,NO_(OFF) | $\begin{aligned} & \text { Switch open, } \mathrm{V}_{\text {EN }}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\text {NO_ }} \text { or } \mathrm{V}_{\text {NC__ }}= \\ & 0 \text { or } 2.5 \mathrm{~V}, \mathrm{~V}_{\text {COM_ }}=0 \mathrm{~V} \text { or } 2.5 \mathrm{~V} \end{aligned}$ | -10 |  | +10 | nA |
| COM_ Off-Leakage Current | ICOM_(OFF) | $\begin{aligned} & \mathrm{V}_{\mathrm{EN}}=0, \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=3.0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NC}_{-}}=\mathrm{V}_{\mathrm{NO}_{-}}=0 \end{aligned}$ | -10 |  | +10 | nA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=0, \mathrm{~V}_{\mathrm{COM}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{NC}_{-}}=\mathrm{V}_{\mathrm{NO}_{-}}=$ unconnected | -1.5 |  | +1.5 | mA |
| COM_ On-Leakage Current | ICOM_(ON) | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=-1.5 \mathrm{~V}$ or +2.5 V , $\mathrm{V}_{\text {NC_ }}$ or $\mathrm{V}_{\mathrm{NO}_{-}}=-1.5 \mathrm{~V}, 2.5 \mathrm{~V}$ or unconnected | -100 |  | +100 | nA |

AC CHARACTERISTICS

| Turn-On Time | ton | $\begin{aligned} & V_{C C}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{NC}} \text { or } \mathrm{V}_{\mathrm{NO}}=1.5 \mathrm{~V}, \\ & \mathrm{RL}_{\mathrm{L}}=50 \Omega, \mathrm{CL}_{\mathrm{L}}=100 \mathrm{pF},\left(\mathrm{~V}_{\mathrm{EN}}=0 \text { to } \mathrm{V}_{\mathrm{CC}}\right) \text { or } \\ & \left(\mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{CC}} \text { and } \mathrm{V}_{\mathrm{CB}} \text { transitions }\right) \text {, Figure } 1 \end{aligned}$ |  | 40 | 90 | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Turn-Off Time | toff | $\begin{aligned} & V_{C C}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{NC}_{-}} \text {or } \mathrm{V}_{\mathrm{NO}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}= \\ & 50 \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF},\left(\mathrm{~V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{CC}} \text { to } 0\right) \text { or ( } \mathrm{V}_{\mathrm{EN}} \\ & =\mathrm{V}_{\mathrm{CC}} \text { and } \mathrm{V}_{\mathrm{CB}} \text { transitions), Figure } 1 \end{aligned}$ |  | 18 | 40 | $\mu \mathrm{s}$ |
| Break-Before-Make Time Delay | tD | $\mathrm{V}_{\mathrm{NC}_{-}}=\mathrm{V}_{\mathrm{NO}_{-}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega$, Figure 2 |  | 28 |  | $\mu \mathrm{s}$ |
| Off-Isolation | VISO | $\mathrm{f}=100 \mathrm{kHz}, \mathrm{~V}_{\mathrm{COM}}=0 \mathrm{dBm}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ Figure 3 |  | -70 |  | dB |
| Crosstalk | $V_{C T}$ | $\begin{aligned} & \mathrm{f}=100 \mathrm{kHz}, \mathrm{~V}_{\mathrm{COM}}=0 \mathrm{dBm}, \mathrm{R}_{\mathrm{L}}=50 \Omega \text {, } \\ & \text { Figure } 3 \text { (Note 5) } \end{aligned}$ |  | -80 |  | dB |
| NC_-3dB Bandwidth | BWNC_ | $\mathrm{RS}_{S}=\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~V}_{\text {NO_ }}=0 \mathrm{dBm}$, Figure 3a-3d |  | 100 |  | MHz |
| NO_-3dB Bandwidth | $\mathrm{BWNO}_{-}$ | $\mathrm{RS}_{S}=\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~V}_{\text {NO_ }}=0 \mathrm{dBm}$, Figure 3a-3d |  | 100 |  | MHz |
| Power-Supply Rejection Ratio | PSRR | $\begin{aligned} & f=10 \mathrm{kHz}, \mathrm{~V}_{\mathrm{CC}}=3 \mathrm{~V} \pm 0.3 \mathrm{~V}, \\ & \mathrm{RCOM}_{-}=50 \Omega \end{aligned}$ |  | 90 |  | dB |
| Total Harmonic Distortion | THD | $\begin{aligned} & f=20 \mathrm{~Hz} \text { to } 20 \mathrm{kHz}, \mathrm{~V}_{\mathrm{COM}}^{-}=0.5 \mathrm{VP}_{-\mathrm{P}}, \\ & \mathrm{DC} \text { bias }=0, \mathrm{R}_{\mathrm{L}}=32 \Omega \end{aligned}$ |  | 0.003 |  | \% |
| COM_On-Capacitance | CCOM_(ON) | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\text {COM }}=0.5 \mathrm{~V}_{\text {P-P }}$, DC bias $=0$ |  | 15 |  | pF |
| NC_, NO_ Off-Capacitance | CNC_NO_(OFF) | $f=1 \mathrm{MHz}, \mathrm{V}_{\text {COM }}=0.5 \mathrm{~V}_{\text {P-P, }}$ DC bias $=0$ |  | 30 |  | pF |
| LOGIC INPUT |  |  |  |  |  |  |
| Input Logic-High | $\mathrm{V}_{\mathrm{IH}}$ |  | 1.4 |  |  | V |
| Input Logic-Low | VIL |  |  |  | 0.4 | V |
| Input Leakage Current | IIN | $\mathrm{V}_{\mathrm{CB}}=0$ or $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | -1 |  | +1 | $\mu \mathrm{A}$ |

ESD PROTECTION

| COM1, COM2 | Human Body Model | $\pm 15$ | k | kV |
| :--- | :---: | :--- | :---: | :---: |
|  |  | IEC 61000 Air-Gap Discharge |  | $\pm 8$ |
|  |  | IEC 61000 Contact Discharge |  | kV |

Note 2: Devices are production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Specifications over temperature limits are guaranteed by design.
Note 3: $\Delta \operatorname{RON}(\mathrm{MAX})=|\operatorname{RON}(\mathrm{CH} 1)-\operatorname{RON}(\mathrm{CH} 2)|$
Note 4: Flatness is defined as the difference between the maximum and minimum value of on-resistance, as measured over specified analog signal ranges. These values are guraranteed by design
Note 5: Between two switches.

## Low-Resistance DPDT Switches with Negative Rail



Figure 1. Switching Time


Figure 2. On-Loss, Off-Isolation, and Crosstalk
$\qquad$

# Low－Resistance DPDT Switches with Negative Rail 

$\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+3.0 \mathrm{~V}\right.$ ，unless otherwise noted．$)$


## Low-Resistance DPDT Switches with Negative Rail



FREQUENCY RESPONSE


TOTAL HARMONIC DISTORTION
vs. FREQUENCY


POWER-SUPPLY REJECTION RATIO

## vs. FREQUENCY



# Low－Resistance DPDT Switches with Negative Rail 

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | CB | Digital Control Input．Drive CB low to connect COM＿to NC＿．Drive CB high to connect COM＿to NO＿． |
| 2 | EN | Active－High Enable Input．Drive EN high for normal operation．Drive EN low to put switches in high <br> impedance．Do not apply negative signals to NO＿or NC＿when EN is low（MAX14537E／MAX14538E）． |
| 3 | NO2 | Normally Open Terminal for Switch 2 |
| 4 | COM2 | Common Terminal for Switch 2 |
| 5 | NC2 | Normally Close Terminal for Switch 2 |
| 6 | GND | Ground |
| 7 | VCC | Positive Supply Voltage Input．Bypass VCC to GND with a 0．1 <br> device．capacitor as close as possible to the <br> 8 |
| 9 | NC1 | Normally Close Terminal for Switch 1 |
| 10 | COM1 | Common Terminal for Switch 1 |

## Detailed Description

The MAX14535E－MAX14539E are low on－resistance and high ESD－protected single DPDT switches that operate from a +2.4 V to +5.5 V supply and are designed to multiplex AC－coupled analog signals． These switches combine the low on－capacitance（CON） and low on－resistance（RON）necessary for high－perfor－ mance switching applications．The negative signal capability of the analog channel allows signals below ground to pass through without distortion．

## Analog Signal Levels

The MAX14535E－MAX14539E are bidirectional，allow－ ing NO＿，NC＿，and COM＿to be configured as either inputs or outputs．Note that NC＿and NO＿are only pro－ tected against ESD up to $\pm 2 \mathrm{kV}$（Human Body Model） and may require additional ESD protection if used as outputs．These devices feature a charge pump that generates a negative supply to allow analog signals as low as -1.5 V to pass through $\mathrm{NO}_{-}, \mathrm{NC}_{-}$，or COM＿．This allows AC－coupled signals that drop below ground to pass even when operating from a 3.0 V to 5.5 V supply． For the MAX14537E／MAX14538E，the negative charge pump is controlled by the enable input and is active when EN is high．When EN is driven low，the negative charge pump is disabled，which puts the devices in the lowest possible current consumption，and the signal range is 0 to VCC ．The negative charge pump is always active for the MAX14535E／MAX14536E／MAX14539E， therefore，a negative signal（at most -1.5 V ）can be applied through NC＿，NO＿，or COM＿，even when EN is driven low．A negative rail signal（signal voltage＜ 0 ） must not be applied to the switch unless the negative charge pump is active．

## Digital Control Input

The MAX14535E－MAX14539E provide a single－bit con－ trol logic input，CB．CB controls the switch position as shown in the Functional Diagrams．Drive CB rail－to－rail to minimize power consumption．

## Enable Input

The MAX14535E－MAX14539E feature a shutdown mode that reduces the supply current（less than $1 \mu \mathrm{~A}$ for MAX14537E／MAX14538E）and places the switches in high impedance．Drive EN low to place the device in shutdown mode．Drive EN high for normal operation．

Shunt Resistors
（MAX14535E／MAX14537E／MAX14539E） When EN is high，the shunt resistors are controlled by CB．When CB is low，NC＿is connected to COM＿and $\mathrm{NO}_{-}$is connected to shunt resistors．When CB is high， $\mathrm{NO}_{-}$is connected to COM＿and NC＿is connected to shunt resistors（MAX14539E）．When EN is low，all the switches are open and all the shunt resistors are active．

Click－and－Pop Suppression
The $500 \Omega$ shunt resistors on the MAX14535E／ MAX14537E／MAX14539E automatically discharge any capacitance at the NO＿terminals（or NC＿terminals， MAX14539E）when they are unconnected from COM＿． This reduces audio click－and－pop sounds that may occur when switching between capacitively coupled audio sources．

## Low-Resistance DPDT Switches with Negative Rail

## Applications Information

## Extended ESD Protection

ESD protection structures are incorporated on all pins to protect against electrostatic discharges up to $\pm 2 \mathrm{kV}$ (HBM) encountered during handling and assembly. COM1 and COM2 are further protected against ESD up to $\pm 15 \mathrm{kV}$ (HBM) without damage. The ESD structures withstand high ESD both in normal operation and when the device is powered down. After an ESD event, the MAX14535E-MAX14539E continue to function without latchup.

ESD Test Conditions
ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.


Figure 3a. Human Body ESD Test Model


Figure 3c. IEC 61000-4-2 ESD Test Model

## Human Body Model

Figure 3a shows the Human Body Model. Figure 3b shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest that is then discharged into the device through a $1.5 \mathrm{k} \Omega$ resistor.

IEC 61000-4-2
The main difference between tests done using the Human Body Model and IEC 61000-4-2 is higher peak current in the IEC 61000-4-2. Because series resistance is lower in the IEC 61000-4-2 ESD test model (Figure 3c) the ESD withstand voltage measured using the Human Body Model. Figure 3d shows the current waveform for the $\pm 8 \mathrm{kV}$ IEC 61000-4-2 Level 4 ESD Contact Discharge test.
The Air-Gap Discharge test involves approaching the device with a charged probe. The Contact Discharge method connects the probe to the device before the probe is energized.


Figure 3b. Human Body Current Waveform


Figure 3d. IEC 61000-4-2 ESD Generator Current Waveform

## Low-Resistance DPDT Switches with Negative Rail

## Power-Supply Sequencing

Caution: Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to the device.
Proper power-supply sequencing is recommended for all devices. Apply Vcc before applying analog signals, especially if the analog signal is not current limited.

Functional Diagrams


## Low-Resistance DPDT Switches with Negative Rail

 Functional Diagrams (continued)

## Low-Resistance DPDT Switches with Negative Rail

Typical Operating Circuits


三6عGtमXVW-玉GعGtमXVW

## Low-Resistance DPDT Switches with Negative Rail

Typical Operating Circuits (continued)


Chip Information
PROCESS: BiCMOS

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 10 UTQFN | V101A1CN+1 | $\underline{\mathbf{2 1 - 0 0 2 8}}$ |

# Low-Resistance DPDT Switches with Negative Rail 

Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | PESCRIPTION <br> PHANGED |  |
| :---: | :---: | :--- | :---: |
| 0 | $2 / 09$ | Initial release | - |
| 1 | $4 / 09$ | Removed future product asterisk for MAX14536E and updated <br> Electrical Characteristics table. | 1 |

