# 3A, 1MHz, Low-VoItage, Step-Down Regulators with Synchronous Rectification and Internal Switches 

## General Description

The MAX1830/MAX1831 constant-off-time, pulse-widthmodulated (PWM) step-down DC-DC converters are ideal for use in 5 V and 3.3 V to low-voltage conversion necessary in notebook and subnotebook computers. These devices feature internal synchronous rectification for high efficiency and reduced component count. They require no external Schottky diode. The internal $45 \mathrm{~m} \Omega$ PMOS power switch and $55 \mathrm{~m} \Omega$ NMOS synchronous-rectifier switch easily deliver continuous load currents up to 3 A . The MAX1830 produces preset $+2.5 \mathrm{~V},+1.8 \mathrm{~V}$, or +1.5 V output voltage or an adjustable output from +1.1 V to VIN . The MAX1831 produces preset +3.3 V , +2.5 V , and +1.5 V output voltages and an adjustable output from +1.1 V to VIN. They achieve efficiencies as high as $94 \%$.
The MAX1830/MAX1831 use a unique current-mode, constant-off-time, PWM control scheme, which includes Idle Mode ${ }^{\text {TM }}$ to maintain high efficiency during lightload operation. The programmable constant-off-time architecture sets switching frequencies up to 1 MHz , allowing the user to optimize performance tradeoffs between efficiency, output switching noise, component size, and cost. Both devices are designed for continuous output currents up to 3A, an internal digital soft-start to limit surge currents during startup, a $100 \%$ duty cycle mode for low-dropout operation, and a low-power shutdown mode that disconnects the input from the output and reduces supply current below $1 \mu A$. The MAX1830/MAX1831 are available in 16-pin QSOP packages.
For similar devices that provide continuous output currents of 1A to 3A, refer to the MAX1644, MAX1623, and MAX1742/MAX1842/MAX1843 data sheets.

> Applications

5 V or 3.3 V to Low-Voltage Conversion
CPU I/O Supplies
Chipset Supplies
Notebook and Subnotebook Computers

Pin Configuration appears at end of data sheet.

Idle Mode is a trademark of Maxim Integrated Products, Inc.
_ Features

- $\pm 1.5 \%$ Output Accuracy
- 94\% Efficiency
- Internal PMOS/NMOS Switches
$45 \mathrm{~m} \Omega / 55 \mathrm{~m} \Omega$ On-Resistance at $\mathrm{VIN}_{\mathrm{IN}}=+4.5 \mathrm{~V}$
$50 \mathrm{~m} \Omega / 55 \mathrm{~m} \Omega$ On-Resistance at $\mathrm{V}_{\mathrm{IN}}=+3 \mathrm{~V}$
- Output Voltages
+3.3V, +2.5V, or +1.5V Pin Selectable (MAX1831)
$+2.5 \mathrm{~V},+1.8 \mathrm{~V}$, or +1.5V Pin Selectable (MAX1830)
+1.1 V to Vin Adjustable (Both Devices)
- +3 V to +5.5 V Input Voltage Range
-750 A (max) Operating Supply Current
- <1 $\mu \mathrm{A}$ Shutdown Supply Current
- Programmable Constant-Off-Time Operation
- Up to 1 MHz Switching Frequency
- Idle Mode Operation at Light Loads
- Thermal Shutdown
- Internal Digital Soft-Start Inrush Current Limiting
- 100\% Duty Cycle During Low-Dropout Operation
- Output Short-Circuit Protection
- 16-Pin QSOP Package

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE |
| :---: | :--- | :--- |
| MAX1830EEE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP |
| MAX1831EEE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP |

Typical Configuration


# 3A, 1MHz, Low-Voltage, Step-Down Regulators with Synchronous Rectification and Internal Switches 

## ABSOLUTE MAXIMUM RATINGS

| $V_{c c}$, IN, $\overline{S H D N}$ to GND | V to +6V |
| :---: | :---: |
| IN to Vcc | $\pm 0.3 \mathrm{~V}$ |
| GND to PGND | $\pm 0.3 \mathrm{~V}$ |
| COMP, FB, TOFF, FBSEL, REF to GND | .-0.3V to (VCC +0.3 V ) |
| LX Current (Note 1) | 5.1A |
| REF Short Circuit to GND Duration | Continuous |
|  |  |

Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) 16 -Pin QSOP (derate $14 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$; part mounted on $1 \mathrm{in}^{2}$ of 1 oz copper)
Operating Temperature Range ............................................ $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range ............................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Junction Temperature ..................................................... $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ................................ $+300^{\circ} \mathrm{C}$
Note 1: LX has internal clamp diodes to PGND and IN. Applications that forward bias the diode should take care not to exceed the IC's package power dissipation.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

( V IN $=\mathrm{VCC}=+3.3 \mathrm{~V}, \mathrm{FBSEL}=\mathrm{GND}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)


## 3A, 1MHz, Low-Voltage, Step-Down Regulators with Synchronous Rectification and Internal Switches

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{I N}=V_{C C}=+3.3 \mathrm{~V}, \mathrm{FBSEL}=\mathrm{GND}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}\right.$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shutdown Supply Current |  | $\overline{S H D N}=G N D$, into $V_{C C}$ and $I N$ pins; $L X=0$ or 3.3 V |  | 0.2 | 20 | $\mu \mathrm{A}$ |
|  |  | $\overline{\text { SHDN }}=\mathrm{GND}$, into IN with LX $=0$ |  | 0.2 | 20 |  |
|  |  | $\overline{\text { SHDN }}=\mathrm{GND}$, into IN with $\mathrm{LX}=3.3 \mathrm{~V}$ |  | 0.1 | 20 |  |
| Thermal Shutdown Threshold | TSHDN | Hysteresis $=15^{\circ} \mathrm{C}$ |  | 165 |  | ${ }^{\circ} \mathrm{C}$ |
| Undervoltage Lockout Threshold | VUVLO | VIN falling, hysteresis $=90 \mathrm{mV}$ | 1.8 | 2.6 | 2.8 | V |
| FB Input Bias Current | IFB | $\mathrm{V}_{\mathrm{FB}}=1.2 \mathrm{~V}$ | 0 | 70 | 300 | nA |
| Off-Time | toff | RTOFF $=110 \mathrm{k} \Omega$ | 0.85 | 1.00 | 1.15 | $\mu \mathrm{s}$ |
|  |  | RTOFF $=44 \mathrm{k} \Omega$ | 0.3 | 0.4 | 0.5 | $\mu \mathrm{s}$ |
|  |  | RTOFF $=440 \mathrm{k} \Omega$ | 3.0 | 3.9 | 5.0 | $\mu \mathrm{s}$ |
| Startup Off-Time |  |  | $4 \times$ tofF |  |  | $\mu \mathrm{s}$ |
| Minimum On-Time | ton | (Note 2) | 0.40 |  |  | $\mu \mathrm{s}$ |
| Soft-Start Time (Note 3) |  |  | $3 \times 256$ |  |  | cycles |
| SHDN Input Current | ISHDN | $\overline{\mathrm{SHDN}}=0$ or V CC | -0.5 |  | 0.5 | $\mu \mathrm{A}$ |
| $\overline{\text { SHDN }}$ Logic Input Low Voltage | $\mathrm{V}_{\text {IL }}$ |  |  |  | 0.8 | V |
| $\overline{\text { SHDN Logic Input High Voltage }}$ | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.0 |  |  | V |
| FBSEL Input Current |  |  | -5 |  | 5 | $\mu \mathrm{A}$ |
| FBSEL Logic Thresholds |  | FBSEL = GND |  |  | 0.2 | V |
|  |  | FBSEL = REF | 0.9 |  | 1.3 | V |
|  |  | FBSEL = unconnected | $\begin{gathered} 0.7 \times V_{C C} \\ -0.2 \end{gathered}$ |  | $\begin{gathered} 0.7 \times V_{c c} \\ +0.2 \end{gathered}$ | V |
|  |  | FBSEL $=$ VCC | VCC - 0.2 | V | $\mathrm{V}_{\mathrm{cc}}+0.2$ | V |

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{FBSEL}=\mathrm{GND}, \mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}\right.$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. $)($ Note 5)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | VIN, VCC |  |  | 3.0 |  | 5.5 | V |
| Preset Output Voltage | Vout | $\begin{aligned} & \mathrm{V}_{I N}=+3 \mathrm{~V} \text { to }+5.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{LOAD}}=0 \text { to } 3 \mathrm{~A}, \\ & \mathrm{~V}_{\mathrm{FB}}=\mathrm{V}_{\text {OUT }} \end{aligned}$ | FBSEL = $\mathrm{V}_{\text {cc }}$ | 2.475 |  | 2.575 | V |
|  |  |  | FBSEL = unconnected | 1.485 |  | 1.545 |  |
|  |  |  | $\begin{aligned} & \text { FBSEL = REF } \\ & \text { (MAX1830) } \end{aligned}$ | 1.782 |  | 1.854 |  |
|  |  |  | FBSEL = GND | 1.078 |  | 1.122 |  |
|  |  | $\begin{aligned} & \mathrm{V} \text { IN }=+3.7 \mathrm{~V} \text { to }+5.5 \mathrm{~V}, \\ & \text { ILOAD }=0 \text { to } 3 \mathrm{~A}, \\ & \mathrm{~V}_{\mathrm{FB}}=\mathrm{V}_{\text {OUT }} \end{aligned}$ | $\begin{aligned} & \text { FBSEL = REF } \\ & \text { (MAX1831) } \end{aligned}$ | 3.267 |  | 3.399 |  |

## 3A, 1MHz, Low-Voltage, Step-Down Regulators with Synchronous Rectification and Internal Switches

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{FBSEL}=\mathrm{GND}, \mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}\right.$ to $\mathbf{+ 8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 5)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Adjustable Output Voltage Range |  | $\begin{aligned} & V_{C C}=V_{I N}=+3 V \text { to }+5.5 \mathrm{~V}, \operatorname{ILOAD}=0, \text { FBSEL } \\ & =G N D \end{aligned}$ |  | VREF | VIN | V |
| Reference Voltage | VREF |  |  | 1.078 | 1.122 | V |
| Current-Limit Threshold | ILIMIT |  |  | 3.9 | 5.4 | A |
| Idle Mode Current Threshold | IIM |  |  | 0.14 | 1.0 | A |
| PMOS Switch On-Resistance | Ron, P | l LX $=0.5 \mathrm{~A}$ | $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ |  | 90 | $\mathrm{m} \Omega$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=+3 \mathrm{~V}$ |  | 110 |  |
| NMOS Switch On-Resistance | Ron, N | $\mathrm{ILX}=0.5 \mathrm{~A}$ | $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ |  | 95 |  |
|  |  |  | $\mathrm{V}_{\text {IN }}=+3 \mathrm{~V}$ |  | 100 |  |
| No-Load Supply Current | IIN + ICC | $\mathrm{V}_{\mathrm{FB}}=1.2 \mathrm{~V}$ |  |  | 750 | $\mu \mathrm{A}$ |
| FB Input Bias Current | IFB | $\mathrm{V}_{\mathrm{FB}}=1.2 \mathrm{~V}$ |  | 0 | 360 | nA |
| Off-Time | toff | RTOFF $=110 \mathrm{k} \Omega$ |  | 0.8 | 1.2 | $\mu \mathrm{s}$ |

Note 2: Not production tested
Note 3: Soft-start time is measured with respect to the number of cycles on LX.
Note 4: This is a metal migration limit. Maximum output current may be limited by thermal capability to a lower value than this.
Note 5: Specifications from $0^{\circ} \mathrm{C}$ to $-40^{\circ} \mathrm{C}$ are guaranteed by design, not production tested.

## Typical Operating Characteristics

(Circuit of Figure 1, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 3A, 1MHz, Low-Voltage, Step-Down Regulators with Synchronous Rectification and Internal Switches

## Typical Operating Characteristics (continued)

(Circuit of Figure 1, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



# 3A, 1MHz, Low-Voltage, Step-Down Regulators with Synchronous Rectification and Internal Switches 

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| $1,3,14,16$ | LX | Connection for the drains of the PMOS power switch and NMOS synchronous-rectifier switch. <br> Connect the inductor from this node to the output filter capacitor and load. |
| 2,4 | IN | Supply Voltage Input for the internal PMOS power switch |
| 5 | $\overline{\text { SHDN }}$ | Shutdown Control Input. Drive SHDN low to disable the reference, control circuitry, and internal <br> MOSFETs. Drive high or connect to VCC for normal operation. |
| 6 | COMP | Integrator Compensation. Connect a capacitor from COMP to VCC for integrator compensation. See <br> Integrator Amplifier section. |
| 7 | TOFF | Off-Time Select Input. Sets the PMOS power switch off-time during constant-off-time operation. <br> Connect a resistor from TOFF to GND to adjust the PMOS switch off-time. |
| 8 | FB | Feedback Input for both preset-output and adjustable-output operating modes. Connect directly to <br> output for fixed-voltage operation or to a resistive divider for adjustable operating modes. |
| 9 | GND | Analog Ground <br> 10 REF |
| 11 | FBSEL | Reference Output. Bypass REF to GND with a 1 1 Feedback capacitor. |
| 12 | VCC | Analog Supply Voltage Input. Selects output voltage. See Table 3 for programming instructions. <br> lowpass filter (Figure 1). |
| 13,15 | PGND | Power Ground. Internally connected to the internal NMOS synchronous-rectifier switch. |

## Detailed Description

The MAX1830/MAX1831 synchronous, current-mode, constant-off-time, PWM DC-DC converters step down input voltages of +3 V to +5.5 V to preset output voltages, or to an adjustable output voltage from +1.1 V to VIN . The MAX1830 has preset outputs $+2.5 \mathrm{~V},+1.8 \mathrm{~V}$, and +1.5 V . The MAX1831 has preset outputs of $+3.3 \mathrm{~V},+2.5 \mathrm{~V}$ or +1.5 V . Both devices deliver up to 3 A of continuous output current. Internal switches composed of a $45 \mathrm{~m} \Omega$ PMOS power switch and a $55 \mathrm{~m} \Omega$ NMOS synchronous rectifier switch improve efficiency, reduce component count, and eliminate the need for an external Schottky diode.
The MAX1830/MAX1831 optimize efficiency by operating in constant-off-time mode under heavy loads and in Maxim's proprietary Idle Mode under light loads. A single resistor-programmable constant-off-time control sets switching frequencies up to 1 MHz , allowing the user to optimize performance trade-offs in efficiency, switching noise, component size, and cost. Under lowdropout conditions, the device operates in a 100\% duty-cycle mode, where the PMOS switch remains continuously on. Idle Mode enhances light-load efficiency by skipping cycles, thus reducing transition and gatecharge losses.

When power is drawn from a regulated supply, constant-off-time PWM architecture essentially provides constantfrequency operation. This architecture has the inherent advantage of quick response to line and load transients.
The MAX1830/MAX1831 current-mode, constant-offtime PWM architecture regulates the output voltage by changing the PMOS switch on-time relative to the constant off-time. Increasing the on-time increases the peak inductor current and the amount of energy transferred to the load per pulse.

## Modes of Operation

The current through the PMOS switch determines the mode of operation: constant-off-time mode (for load currents greater than half the Idle Mode threshold), or Idle Mode (for load currents less than half the Idle Mode threshold). Current sense is achieved through a proprietary architecture that eliminates current-sensing $I^{2} \mathrm{R}$ losses.

Constant-Off-Time Mode Constant-off-time operation occurs when the current through the PMOS switch is greater than the Idle Mode threshold current (which corresponds to a load current of half the Idle Mode threshold). In this mode, the regu-

## 3A, 1MHz, Low-Voltage, Step-Down Regulators with Synchronous Rectification and Internal Switches



Figure 1. Typical Circuit


Figure 2. Functional Diagram
lation comparator turns the PMOS switch on at the end of each off-time, keeping the device in continuous-conduction mode. The PMOS switch remains on until the output is in regulation or the current limit is reached. When the PMOS switch turns off, it remains off for the programmed off-time (tOFF). To control the current under short-circuit conditions, the PMOS switch remains off for approximately $4 \times$ tOFF when VOUT < VOUT(NOM) / 4.

Idle Mode
Under light loads, the devices improve efficiency by switching to a pulse-skipping Idle Mode. Idle Mode operation occurs when the current through the PMOS switch is less than the Idle Mode threshold current. Idle Mode forces the PMOS to remain on until the current through the switch reaches the Idle Mode threshold, thus minimizing the unnecessary switching that degrades efficiency under light loads. In Idle Mode, the

# 3A, 1MHz, Low-Voltage, Step-Down Regulators with Synchronous Rectification and Internal Switches 

Table 1. Recommended Component Values (IOUT = 3.0A)

| $\mathbf{V I N}_{\mathbf{I N}} \mathbf{( V )}$ | $\mathbf{V} \mathbf{\text { OUT }} \mathbf{( V )}$ | $\mathbf{f P W M} \mathbf{( k H z )}$ | $\mathbf{L}(\boldsymbol{\mu H})$ | $\mathbf{R} \mathbf{T O F F} \mathbf{( k \Omega} \mathbf{)}$ |
| :---: | :---: | :---: | :---: | :---: |
| 5 | 3.3 | 800 | 2.2 | 39 |
| 5 | 2.5 | 865 | 2.2 | 56 |
| 5 | 1.8 | 850 | 2.2 | 75 |
| 5 | 1.5 | 860 | 2.2 | 82 |
| 5 | 1.1 | 625 | 2.2 | 130 |
| 3.3 | 2.5 | 570 | 1.5 | 39 |
| 3.3 | 1.8 | 850 | 1.5 | 51 |
| 3.3 | 1.5 | 860 | 1.5 | 62 |
| 3.3 | 1.1 | 680 |  | 100 |

device operates in discontinuous conduction. Currentsense circuitry monitors the current through the NMOS synchronous switch, turning it off before the current reverses. This prevents current from being pulled from the output filter through the inductor and NMOS switch to ground. As the device switches between operating modes, no major shift in circuit behavior occurs.

## 100\% Duty-Cycle Operation

When the input voltage drops near the output voltage, the duty cycle increases until the PMOS MOSFET is on continuously. The dropout voltage in $100 \%$ duty cycle is the output current multiplied by the on-resistance of the internal PMOS switch and parasitic resistance in the inductor. The PMOS switch remains on continuously as long as the current limit is not reached.

## Internal Digital Soft-Start Circuit

Soft-start allows a gradual increase of the current-limit level at startup to reduce input-surge currents. The MAX1830/MAX1831 contain internal digital soft-start circuits, controlled by a counter, a digital-to-analog converter (DAC), and the current-limit comparator. At power-on or in shutdown mode, the soft-start counter is reset to zero. When the MAX1830/MAX1831 are enabled or powered up, its counter starts counting LX switching cycles, and the DAC begins incrementing the comparison voltage applied to the current-limit comparator. The DAC ramps up the internal current limit in four 25\% steps, as the count increases to 256 cycles. As a result, the main output capacitor charges up relatively slowly. The exact time of the output rise depends on nominal switching frequency, output capacitance, and the load current, and is typically 1 ms .

## Shutdown

Drive $\overline{\text { SHDN }}$ to a logic-level low to place the MAX1830/MAX1831 in low-power shutdown mode and


Figure 3. Maximum Recommended Operating Frequency vs. Input Voltage
reduce supply current to less than $1 \mu \mathrm{~A}$. In shutdown, all circuitry and internal MOSFETs turn off, and the LX node becomes high impedance. Drive SHDN to a logic-level high or connect to VCc for normal operation.

## Summing Comparator

Three signals are added together at the input of the summing comparator (Figure 2): an output-voltage error signal relative to the reference voltage, an integrated output-voltage error correction signal, and the sensed PMOS switch current. The integrated error signal is provided by a transconductance amplifier with an external capacitor at COMP. This integrator provides high DC accuracy without the need for a high-gain amplifier. Connecting a capacitor at COMP modifies the overall loop response (see Integrator Amplifier).

# 3A, 1MHz, Low-VoItage, Step-Down Regulators with Synchronous Rectification and Internal Switches 

## Table 2. Output Voltage Programming

| PIN |  | OUTPUT VOLTAGE (V) |  |
| :---: | :---: | :---: | :---: |
| FBSEL | FB | MAX1830 | MAX1831 |
| VCC | Output voltage | 2.5 | 2.5 |
| Unconnected | Output voltage | 1.5 | 1.5 |
| REF | Output voltage | 1.8 | 3.3 |
| GND | Resistive divider | Adjustable |  |



Figure 4. Adjustable Output Voltage

## Synchronous Rectification

In a step-down regulator without synchronous rectification, an external Schottky diode provides a path for current to flow when the inductor is discharging. Replacing the Schottky diode with a low-resistance NMOS synchronous switch reduces conduction losses and improves efficiency.
The NMOS synchronous-rectifier switch turns on following a short delay after the PMOS power switch turns off, thus preventing cross conduction or "shoot through." In constant-off-time mode, the synchronous-rectifier switch turns off just prior to the PMOS power switch turning on. While both switches are off, inductor current flows through the internal-body diode of the NMOS switch. The internal-body diode's forward voltage is relatively high. An external Schottky diode from PGND to LX can improve efficiency.

Thermal Resistance
Junction-to-ambient thermal resistance, $\theta \mathrm{JA}$, is highly dependent on the amount of copper area immediately surrounding the IC leads. The MAX1830/MAX1831 evaluation kit has $0.7 \mathrm{in}^{2}$ of copper area and a thermal resistance of $+71^{\circ} \mathrm{C} / \mathrm{W}$ with no forced airflow. Airflow over the board significantly reduces the junction-toambient thermal resistance. For heatsinking purposes,
evenly distribute the copper area connected at the IC among the high-current pins.

Power Dissipation
Power dissipation in the MAX1830/MAX1831 is dominated by conduction losses in the two internal power switches. Power dissipation due to supply current in the control section and average current used to charge and discharge the gate capacitance of the internal switches (i.e., switching losses) is approximately:

$$
P D S=C \times V_{I N}{ }^{2} \times f P W M
$$

where $C=5 n F$ and fPWM is the switching frequency in PWM mode.
This number is reduced when the switching frequency decreases as the part enters Idle Mode. Combined conduction losses in the two power switches are approximated by:

$$
\text { PD }=I O U T T^{2} \times \text { RPMOS }
$$

where RPMOS is the on-resistance of the PMOS switch.
The junction-to-ambient thermal resistance required to dissipate this amount of power is calculated by:

$$
\theta J A=(T J, M A X-T A, M A X) / P D(T O T)
$$

where:
$\theta J A=j u n c t i o n-t o-a m b i e n t ~ t h e r m a l ~ r e s i s t a n c e ~$
TJ,MAX = maximum junction temperature
TA,MAX = maximum ambient temperature
$P_{D}(T O T)=$ total losses

## Design Procedure

For typical applications, use the recommended component values in Table 1. For other applications, take the following steps:

1) Select the desired PWM-mode switching frequency; 1 MHz is a good starting point. See Figure 3 for maximum operating frequency.
2) Select the constant off-time as a function of input voltage, output voltage, and switching frequency.
3) Select Rtoff as a function of off-time.
4) Select the inductor as a function of output voltage, off-time, and peak-to-peak inductor current.

## Setting the Output Voltage

The output of the MAX1830/MAX1831 is selectable between one of three preset output voltages. For a preset output voltage, connect FB to the output voltage and connect FBSEL as indicated in Table 2. For an adjustable output voltage, connect FBSEL to GND and connect FB to a resistive divider between the output

# 3A, 1 MHz , Low-Voltage, Step-Down Regulators with Synchronous Rectification and Internal Switches 

voltage and ground (Figure 4). Regulation is maintained for adjustable output voltages when $\mathrm{V}_{\text {FB }}=$ V Ref. $^{\text {. }}$ Use $30 \mathrm{k} \Omega$ for R1. R2 is given by the equation:

$$
\mathrm{R} 2=\mathrm{R} 1\left(\frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{REF}}}-1\right)
$$

where $V_{\text {REF }}$ is typically 1.1 V .

## Programming the Switching Frequency and Off-Time

 The MAX1830/MAX1831 feature a programmable PWM mode-switching frequency, which is set by the input and output voltage and the value of RTOFF, connected from TOFF to GND. RTOFF sets the PMOS power switch off-time in PWM mode. Use the following equation to select the off-time according to your desired switching frequency in PWM mode:$$
\mathrm{t}_{\text {OFF }}=\frac{\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {PMOS }}\right)}{f_{\text {PWM }}\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {PMOS }}+\mathrm{V}_{\text {NMOS }}\right)}
$$

where:
tOFF = the programmed off-time
VIN = the input voltage
Vout = the output voltage
VPMOS = the voltage drop across the internal PMOS power switch
$\mathrm{V}_{\text {NMOS }}=$ the voltage drop across the internal NMOS synchronous-rectifier switch
fPWM $=$ switching frequency in PWM mode
Select RTOFF according to the formula:

$$
\text { RTOFF }=(\text { toFF }-0.07 \mu \mathrm{~s})(110 \mathrm{k} \Omega / 1.00 \mu \mathrm{~s})
$$

Recommended values for Rtoff range from $36 \mathrm{k} \Omega$ to $430 \mathrm{k} \Omega$ for off-times of $0.4 \mu \mathrm{~s}$ to $4 \mu \mathrm{~s}$.

## Inductor Selection

The key inductor parameters must be specified: inductor value (L) and peak current (IPEAK). The following equation includes a constant, denoted as LIR, which is the ratio of peak-to-peak inductor AC current (ripple current) to maximum DC load current. A higher value of LIR allows smaller inductance but results in higher losses and ripple. A good compromise between size and losses is found at approximately a $25 \%$ ripple-current to load-current ratio (LIR $=0.25$ ), which corresponds to a peak-inductor current 1.125 times the DC load current:

$$
\mathrm{L}=\frac{\mathrm{V}_{\text {OUT }} \times \mathrm{t}_{\text {OFF }}}{\mathrm{l}_{\text {OUT }} \times \mathrm{LIR}}
$$

where:
IOUT = maximum DC load current
LIR = ratio of peak-to-peak AC inductor current to DC load current, typically 0.25
The peak-inductor current at full load is $1.125 \times$ IOUT if the above equation is used; otherwise, the peak current is calculated by:

$$
I_{\text {PEAK }}=I_{\text {OUT }}+\frac{V_{\text {OUT }} \times t_{\text {OFF }}}{2 \times L}
$$

Choose an inductor with a saturation current at least as high as the peak-inductor current. The inductor you select should exhibit low losses at your chosen operating frequency.

## Capacitor Selection

The input-filter capacitor reduces peak currents and noise at the voltage source. Use a low-ESR and lowESL capacitor located no further than 5 mm from IN. Select the input capacitor according to the RMS input ripple-current requirements and voltage rating:

where IRIPPLE $=$ input RMS current ripple.
The output-filter capacitor affects the output-voltage ripple, output load-transient response, and feedback-loop stability. For stable operation, the MAX1830/MAX1831 require a minimum output ripple voltage of VRIPPLE $\geq 1 \%$ $\times$ VOUT.
The minimum ESR of the output capacitor should be:

$$
\mathrm{ESR}>1 \% \times \frac{\mathrm{L}}{\mathrm{t}_{\mathrm{OFF}}}
$$

Stable operation requires the correct output-filter capacitor. When choosing the output capacitor, ensure that:

$$
\mathrm{C}_{\text {OUT }} \geq \frac{t_{\text {OFF }}}{V_{\text {OUT }}} 79 \mu \mathrm{FV} / \mu \mathrm{s}
$$

# 3A, 1MHz, Low-Voltage, Step-Down Regulators with Synchronous Rectification and Internal Switches 



Figure 5. Maximum Recommended Continuous Output Current vs. Temperature

## Integrator Amplifier

An internal transconductance amplifier fine tunes the output DC accuracy. A capacitor, CCOMP, from COMP to $\mathrm{V}_{\mathrm{CC}}$ compensates the transconductance amplifier. For stability, choose CCOMP $=470 \mathrm{pF}$.
A large capacitor value maintains a constant average output voltage but slows the loop response to changes in output voltage. A small capacitor value speeds up the loop response to changes in output voltage but decreases stability.

High-Current Thermal Considerations High ambient temperatures can limit the maximum current or duty factor of the output current, depending on the total copper, are connected to the MAX1830/ MAX1831 and available airflow.
Figure 5 shows the maximum recommended continuous output current vs. ambient temperature. Figure 6 shows the maximum recommended output current vs. the output current duty cycle at high temperatures. These figures are based on $0.7 \mathrm{in}^{2}$ of $10 z$ copper in free air.
Figure 6 assumes that the output current is a square wave with a 100 Hz frequency. The duty cycle is defined as the duration of the burst current divided by the period of the square wave. This figure shows the limitations for continuous bursts of output current.
Note that if the thermal limitations of the MAX1830/ MAX1831 are exceeded, it enters thermal shutdown to prevent destructive failure.


Figure 6. Maximum Recommended Burst Current vs. Burst Current Duty Cycle

Frequency Variation with Output Current
The operating frequency of the MAX1830/MAX1831 is determined primarily by tOFF (set by RTOFF), VIN, and VOUT as shown in the following formula:

$$
f_{\text {PWM }}=\frac{\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {PMOS }}\right)}{\left[\mathrm{t}_{\mathrm{OFF}}\left(\mathrm{~V}_{\text {IN }}-\mathrm{V}_{\text {PMOS }}+\mathrm{V}_{\text {NMOS }}\right)\right]}
$$

However, as the output current increases, the voltage drop across the NMOS and PMOS switches increases and the voltage across the inductor decreases. This causes the frequency to drop. The change in frequency can be approximated with the following formula:

$$
\Delta \mathrm{fPWM}=-\operatorname{lOUT} \times \text { RPMOS } /(\mathrm{VIN} \times \text { tOFF })
$$

where RPMOS is the resistance of the internal MOSFETs (50m $\Omega$ typ).

Circuit Layout and Grounding
Good layout is necessary to achieve the MAX1830/ MAX1831s' intended output power level, high efficiency, and low noise. Good layout includes the use of a ground plane, careful component placement, and correct routing of traces using appropriate trace widths.

## 3A, 1MHz, Low-Voltage, Step-Down Regulators with Synchronous Rectification and Internal Switches

The following points are in order of decreasing importance:

1) Minimize switched-current and high-current ground loops. Connect the input capacitor's ground, the output capacitor's ground, and PGND. Connect the resulting island to GND at only one point.
2) Connect the input filter capacitor less than 5 mm away from IN. The connecting copper trace carries large currents and must be at least 1 mm wide, preferably 2.5 mm .

Pin Configuration
3) Place the LX node components as close together and as near to the device as possible. This reduces resistive and switching losses as well as noise.
4) A ground plane is essential for optimum performance. In most applications, the circuit is located on a multilayer board, and full use of the four or more layers is recommended. Use the top and bottom layers for interconnections and the inner layers for an uninterrupted ground plane. Avoid large AC currents through the ground plane.

## 3A, 1 MHz, Low-Voltage, Step-Down Regulators with Synchronous Rectification and Internal Switches



