

622Mbps, Ultra-Low-Power, 3.3V Transimpedance Preamplifier for SDH/SONET

General Description

The MAX3665 low-power transimpedance preamplifier for 622Mbps SDH/SONET applications consumes only 70mW at $V_{CC} = 3.3V$. Operating from a single +3.3V or +5.0V supply, it converts a small photodiode current to a measurable differential voltage. A DC cancellation circuit provides a true differential output swing over a wide range of input current levels, thus reducing pulse-width distortion. The differential outputs are back-terminated with 50Ω per side.

The overall transimpedance gain is nominally $8k\Omega$. For input signal levels beyond approximately 50µAp-p, the amplifier will limit the output swing to 250mV. The MAX3665's low 55nA input noise provides a typical sensitivity of -33.2dBm in 1300nm, 622Mbps receivers.

The MAX3665 is designed to be used in conjunction with the MAX3676 clock recovery and data retiming IC with limiting amplifier. Together they form a complete 3.3V or 5.0V 622Mbps SDH/SONET receiver.

In die form, the MAX3665 is designed to fit on a header with a PIN diode. It includes a filter connection that provides positive bias for the photodiode through a $1.5k\Omega$ resistor to VCC. The device is available in an 8-pin µMAX package.

Applications

SDH/SONET Receivers

PIN Photodiode Preamplifiers and Receivers

Regenerators for SDH/SONET

Features

- ♦ +3.3V or +5.0V Single-Supply Operation
- ◆ 55nARMS Input-Referred Noise
- ♦ 70mW Power Consumption at V_{CC} = 3.3V
- ♦ 8kΩ Gain
- ♦ 450µA Peak Input Current
- ♦ 260ps max Deterministic Jitter
- ♦ Differential Output Drives 100Ω Load
- ♦ 470MHz Bandwidth


Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX3665EUA	-40°C to +85°C	8 μMAX
MAX3665E/D	(see Note)	Dice

Note: Dice are designed to operate over a -40°C to +140°C junction temperature (Ti) range, but are tested and guaranteed at $T_A = +25$ °C.

Pin Configuration appears at end of data sheet.

Typical Application Circuit



MIXIM

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

V _C C0.5V to +6.5V	Operating Junction Temperature (die)55°C to +150°C
	1 0 1 1
Continuous Current at IN±5mA	Processing Temperature (die)+400°C
Voltage at OUT+, OUT(V _{CC} - 1.5V) to (V _{CC} + 0.5V)	Storage Temperature Range55°C to +150°C
Voltage at FILT0.5V to (V _{CC} + 0.5V)	Lead Temperature (soldering, 10s)+300°C
Continuous Power Dissipation (T _A = +85°C)	
8 Pin LIMAY (dorate 4 Em/W/ $^{\circ}$ C above 185 $^{\circ}$ C) 205m/W	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.3V \pm 10\% \text{ or } +5.0V \pm 10\%, 100\Omega \text{ load between OUT+ and OUT-}, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}.$ Typical values are at $V_{CC} = +3.3V$, $T_A = +25^{\circ}\text{C}$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Bias Voltage	VIN	I _{IN} = 0 to 300μA		0.8	0.95	V
Gain Nonlinearity		I _{IN} = 0 to 10μAp-p			±5	%
Supply Current	Icc	I _{IN} = 0		21	30	mA
Small-Signal Transimpedance	Z ₂₁	Differential output	7	8		kΩ
Output Common-Mode Voltage				V _C C - 0.15	5	V
Differential Output Offset	$\Delta V_{ ext{OUT}}$	I _{IN} = 300μA		±5		mV
Output Impedance (per side)	Z _{OUT}		48	50	52	Ω
Maximum Output Voltage	Vout(max)	I _{IN} = 450μAp-p		260	450	mVp-p
Filter Resistor	R _{FILT}			1.5		kΩ

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.3V \pm 10\% \text{ or } +5.0V \pm 10\%, 100\Omega \text{ load between OUT+ and OUT-, source capacitance} = 0.5pF, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.$ Typical values are at $V_{CC} = +3.3V$, $T_A = +25^{\circ}C$, unless otherwise noted.) (Notes 1 and 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Small-Signal Bandwidth	BW-3dB	Relative to gain at 10MHz	404	470		MHz
Low-Frequency Cutoff		-3dB with I _{IN} = 5µA		20	40	kHz
Deterministic Jitter	JD	2 ¹³ - 1 PRBS with 100 CIDs		100	260	ps
RMS Noise Referred to Input	in			55	72	nA
Power-Supply Rejection Ratio	PSRR	$f < 1 MHz$, differential referred to output, $\Delta V_{CC} = 30 mVp$ -p (Note 3)	36	47		dB


Note 1: AC characteristics are guaranteed by design.

Note 2: Measured with a 3-pole filter at the output. $C_{IN} = 0.5pF$, $I_{IN} = 0$, $C_{FILT} = 1000pF$.

Note 3: PSRR = $-20\log (\Delta V_{OUT} / \Delta V_{CC})$.


Typical Operating Characteristics


 $(V_{CC} = +3.3V, includes off-chip filter, see Figure 3b, T_A = +25°C, unless otherwise noted.)$




Typical Operating Characteristics (continued)

 $(V_{CC} = +3.3V, includes off-chip filter, see Figure 3b, T_A = +25°C, unless otherwise noted.)$







Pin Description

PIN	NAME	FUNCTION
1	Vcc	+3.3V or +5.0V Supply Voltage
2	IN	Signal Input (from photodiode)
3	N.C.	No Connection. Not internally connected.
4	FILT	On-Chip Resistor for Filtering Photodiode Supply Voltage
5, 8	GND	Ground
6	OUT+	Noninverting Voltage Output. Current flowing into IN causes V _{OUT+} to increase.
7	OUT-	Inverting Voltage Output. Current flowing into IN causes V _{OUT} - to decrease.

Detailed Description

The MAX3665 is a transimpedance amplifier designed for 622Mbps SDH/SONET applications. It comprises a transimpedance amplifier, a paraphase amplifier with CML differential outputs, and a DC cancellation loop. Figure 1 shows a functional diagram of the MAX3665.

Transimpedance Amplifier

The signal current at IN flows into the summing node of a high-gain amplifier. Shunt feedback through RF converts this current to a voltage. Diodes D1 and D2 clamp the output voltage for large input currents.




Figure 1. Functional Diagram

Paraphase Amplifier

The paraphase amplifier converts single-ended inputs to differential outputs, and introduces a voltage gain. This signal drives a differential pair of transistors, Q2 and Q3, which form the output stage. Resistors R1 and R2 provide back-termination at the output, absorbing reflections between the MAX3665 and its load.

The differential outputs are designed to drive a 100Ω load between OUT+ and OUT-. They can also drive higher output impedances, resulting in increased gain and output voltage swing.

DC Cancellation Loop

The DC cancellation loop removes the DC component of the input signal by using low-frequency feedback. This feature centers the signal within the MAX3665's dynamic range, reducing pulse-width distortion on large input signals.

The output of the transimpedance amplifier is sensed through resistors R3 and R4 and then filtered, amplified, and fed back to the base of transistor Q4. The transistor draws the DC component of the input signal away from the transimpedance amplifier's summing node.

Connect a 400pF or larger capacitor (CFILT) between FILT and case ground for TO header, die-mounted operation. Increasing CFILT improves PSRR. The DC cancellation loop can sink up to 300µA of current at the input.

The MAX3665 minimizes pulse-width distortion for data sequences that exhibit a 50% mark density. A mark density other than 50% causes the device to generate pulse-width distortion.

DC cancellation current is drawn from the input and adds noise. For low-level signals with little or no DC component, this is not a problem. Preamplifier noise will increase for signals with a significant DC component.

Applications Information

The MAX3665 is a low-noise, wide-bandwidth transimpedance amplifier that is ideal for 622Mbps SDH/ SONET receivers. Its features allow easy design into a fiber optic module, in three simple steps.

Step 1: Selecting a Preamplifier for a 622Mbps Receiver

Fiber optic systems place requirements on the bandwidth, gain, and noise of the transimpedance preamplifier. The MAX3665 optimizes these characteristics for SDH/SONET receiver applications that operate at 622Mbps.

In general, the bandwidth of a fiber optic preamplifier should be 0.6 to 1 times the data rate. Therefore, in a 622Mbps system, the bandwidth should be between 375MHz and 622MHz. Lower bandwidth causes pattern-dependent jitter and a lower signal-to-noise ratio, while higher bandwidth increases thermal noise. The MAX3665 typical bandwidth is 470MHz, making it ideal for 622Mbps applications.

The preamplifier's transimpedance must be high enough to ensure that expected input signals generate output levels exceeding the sensitivity of the limiting amplifier (quantizer) in the following stage. The MAX3676 clock recovery and limiting amplifier IC has an input sensitivity of 3.6 mVp-p, which means that 3.6 mVp-p is the minimum signal amplitude required to produce a fully limited output. Therefore, when used with the MAX3665, which has an $8 \text{k} \Omega$ transimpedance, the minimum detectable photodetector current is 450 nAp-p.

It is common to relate peak-to-peak input signals to average optical power. The relationship between optical input power and output current for a photodetector is called the responsivity (ρ), with units amperes per watt (A/W). The photodetector peak-to-peak current is related to the peak-to-peak optical power as follows:

$$Ip-p = (Pp-p)(\rho)$$

Based on the assumption that SDH/SONET signals maintain a 50% mark density, the following equations relate peak-to-peak optical power to average optical power and extinction ratio (Figure 2):

Average Optical Power = PAVG = (P0 + P1) / 2Extinction Ratio = $r_e = P1 / P0$ Peak-to-Peak Signal Amplitude = Pp-p = P1 - P0




Figure 2. Optical Power Definitions

Therefore,

$$PAVG = Pp-p (1/2)[(re + 1)/(re - 1)]$$

Sensitivity is a key specification of the receiver module. The ITU/Bellcore specifications for SDH/SONET receivers require a link sensitivity of -27dBm with a bit error rate (BER) of 10⁻¹⁰. There is an additional 1dB power penalty to accommodate various system losses; therefore, the sensitivity of a 622Mbps receiver must be better than -28dBm.

Although several parameters affect sensitivity (such as the quantizer sensitivity and preamplifier gain, as previously discussed), most fiber optic receivers are designed so that noise is the dominant factor. Noise from the highgain transimpedance amplifier, in particular, determines the sensitivity. The noise generated by the MAX3665 can be modeled with a Gaussian distribution. In this case, a BER of 10⁻¹⁰ corresponds to a peak-to-peak signal amplitude to RMS noise ratio (SNR) of 12.7. The MAX3665's typical input-referred noise, in, (bandwidth-limited to 470MHz) is 55nARMs. Therefore, the minimum input for a BER of 10⁻¹⁰ is (12.7 · 55nA) = 699nAp-p. Rearranging the previous equations in these terms results in the following relationship:

Optical Sensitivity (dBm) = $10log[(i_n/\rho)(SNR)(1/2)(r_e + 1)/(r_e - 1)(1000)]$

At room temperature, with r_e = 10, SNR = 12.7, i_n = 55nA, and ρ = 0.9A/W, the MAX3665 sensitivity is -33.2dBm. For worst-case conditions, noise increases to 72nA and sensitivity decreases to -32.1dBm. The MAX3665 provides 5.1dB margin over the SDH/SONET specifications, even at +85°C.

The MAX3665's overload current (I_{MAX}) is greater than 450µAp-p. The pulse-width distortion and input current are closely related. If the clock recovery circuit can accept more pulse-width distortion, a higher input current might be acceptable. For worst-case responsivity and extinction ratio, ρ = 1A/W and r_{e} = ∞ , the input overload is:

Overload (dBm) = $-10\log (I_{MAX})(1/2)(1000)$

For $I_{MAX} = 450\mu A$, the MAX3665 overload is -6.5dBm.

Step 2: Designing Filters

The MAX3665's noise performance is a strong function of the circuit's bandwidth, which changes over temperature and varies from lot to lot. The receiver sensitivity can be improved by adding filters to limit this bandwidth. Filter designs can range from a one-pole filter using a single capacitor, to more complex filters using inductors. Figure 3 illustrates two examples: the simple filter provides moderate roll-off with minimal compo-

nents, while the complex filter provides a sharper rolloff. Parasitics on the PC board will affect the filter characteristics. Refer to the MAX3665 EV kit data sheet for a layout example of the filter shown in Figure 3b.

Supply voltage noise at the cathode of the photodiode produces a current I = CPHOTO ($\Delta V/\Delta t$), which reduces the receiver sensitivity. CPHOTO is the photodiode capacitance.

The FILT resistor of the MAX3665, combined with an external capacitor (see *Typical Operating Circuit*) can be used to reduce this noise. The external capacitor (CFILT) is placed in parallel with the photodiode. Current generated by supply noise is divided between CFILT and CPHOTO. The input noise current due to supply noise is (assuming the filter capacitor is much larger than the photodiode capacitance):

$$I_{NOISE} = \frac{(V_{NOISE})(C_{PHOTO})}{(R_{FILT})(C_{FILT})}$$




Figure 3. Filter Design Examples

If the amount of tolerable noise is known, then the filter capacitor can be easily selected:

$$C_{FILT} = \frac{(V_{NOISE})(C_{PHOTO})}{(R_{FILT})(I_{NOISE})}$$

For example, with maximum noise voltage = 100mVp-p, CPHOTO = 0.5pF, $\text{R}_{\text{FILT}} = 1.5\text{k}\Omega$, and I_{NOISE} selected to be 6nA (1/10 of MAX3665 input-referred noise):

$$C_{FILT} = (0.1)(0.5 \cdot 10^{-12}) / [(1500)(6 \cdot 10^{-4})] = 5.6 nF$$

Figure 4 shows the suggested layout for a TO-46 header

Step 3: Designing a Low-Capacitance Input

Noise performance and bandwidth are adversely affected by stray capacitance on the input node. Select a low-capacitance photodiode and use good high-frequency design and layout techniques to minimize capacitance on this pin. The MAX3665 is optimized for 0.5pF of capacitance on the input—approximately the capacitance of a photodetector diode sharing a common header with the MAX3665 in die form.

Photodiode capacitance changes significantly with bias voltage. With a +3.3V supply voltage, the reverse voltage on the PIN diode is only 2.5V. If a higher voltage supply is available, apply it to the diode to significantly reduce capacitance.

Take great care to reduce input capacitance. With the μ MAX version of the MAX3665, the package capacitance is about 0.3pF, and the PC board between the MAX3665 input and the photodiode can add parasitic capacitance. Keep the input line short, and remove power and ground planes beneath it. Packaging the MAX3665 into a header with the photodiode provides the best possible performance. It reduces parasitic capacitance to a minimum, resulting in the lowest noise and the best bandwidth.

Wire Bonding

For high current density and reliable operation, the MAX3665 uses gold metallization. Make connections to the die with gold wire only, and use ball-bonding techniques (wedge-bonding is not recommended). Die-pad size is 4 mils square. Die thickness is 12 mils.

Vcc and Ground

Use good high-frequency design and layout techniques. The use of a multilayer circuit board with separate ground and VCC planes is recommended. Take care to bypass VCC and to connect the GND pin to the ground plane with the shortest possible traces.






Figure 4. Suggested Layout for TO-46 Header


Pin Configuration





TRANSISTOR COUNT: 443
SUBSTRATE CONNECTED TO GND

Package Information



MAX3665

622Mbps, Ultra-Low-Power, 3.3V Transimpedance Preamplifier for SDH/SONET

NOTES

/U/XI/M _______ 11

NOTES

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.