

## General Description

The MAX4111/MAX4121/MAX4221 wideband video switches are optimized for high-definition, broadcastquality, composite (HDTV, NTSC, PAL, SECAM, and RGB) video switching arrays. Their open-loop buffer amplifiers offer 0.1 dB gain flatness to 150 MHz . They operate from $\pm 5 \mathrm{~V}$ supplies and feature differential phase and gain error of only $0.01 \% / 0.01 \%$, respectively. The ultra-low switching glitch ( 13 mV ) is positive to avoid confusion with any sync pulse.
Ideal as building blocks in large arrays, these devices feature a constant, high input impedance and a disable function that puts the outputs into a high-impedance state and reduces the operating current to only $250 \mu \mathrm{~A}$. The open-loop architecture allows the outputs to drive capacitive loads without oscillation. Other key features include -92dB crosstalk and -78dB isolation (MAX4121).
The MAX4111/MAX4121/MAX4221 are offered in narrow plastic DIP and SO packages. See the table below for key features:

| PART | DESCRIPTION | PINS |
| :---: | :--- | :---: |
| MAX4111 | SPST, single-input, single-output switch | 8 |
| MAX4121 | SPDT, 2-input, single-output switch | 8 |
| MAX4221 | Dual, SPDT, 2-input, single-output switch | 16 |

## Applications

Video-Router and Crosspoint Arrays
Broadcast/HDTV-Quality Color Signal Multiplexing
RF and IF Routing
Graphics Color-Signal Routing
Telecom Routing
Data Acquisition
Pin Configurations/Functional Diagrams

$\qquad$ Maxim Integrated Products
Call toll free 1-800-998-8800 for free samples or literature.

## 330MHz Buffered Video Switches/ Crosspoint Building Blocks

## ABSOLUTE MAXIMUM RATINGS

Supply Voltages
VCC
$\qquad$ 6V
VCC-VEE. 12 V
Analog Input Voltage $\qquad$ .. $\left(\mathrm{V}_{\mathrm{EE}}-0.3 \mathrm{~V}\right)$ to $(\mathrm{V} \mathrm{CC}+0.3 \mathrm{~V})$ Digital Input Voltage Duration of Short Circuit to Ground Stresses beyond those listed une "Absol.....................Continuous and stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V},-2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq+2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}} \leq 5 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC PARAMETERS |  |  |  |  |  |  |  |
| Operating Supply Voltage | Vs |  |  | $\pm 4.5$ | $\pm 5.0$ | $\pm 5.5$ | V |
| Operating Supply Current | Icc, IEE | Per channel | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 4.0 | 5.5 | mA |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 6.5 |  |
| Disabled Supply Current | Icc, Ifee | MAX4111/MAX4121 |  |  | 150 | 200 | $\mu \mathrm{A}$ |
|  |  | MAX4221 |  |  | 250 | 350 |  |
| Input Voltage Range | V IN |  |  | $\pm 2.5$ |  |  | V |
| Input Bias Current | IB | $\mathrm{VIN}=0 \mathrm{~V}$ | Channel selected |  | $\pm 2.5$ | $\pm 4.0$ | $\mu \mathrm{A}$ |
|  |  |  | Channel disabled |  | $\pm 0.02$ |  |  |
| Input Resistance | Rin | Channel selected |  |  | 0.4 |  | $\mathrm{M} \Omega$ |
|  |  | Channel disabled |  | 100 |  |  |  |
| Input Capacitance | CIn | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$, channel enabled or disabled |  | 3 |  |  | pF |
| Output Offset Voltage | Vos | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | $\pm 5$ | $\pm 10$ | mV |
|  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  |  | $\pm 15$ |  |
| Power-Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}$ to $\pm 5.5 \mathrm{~V}$ |  | 50 |  |  | dB |
| Voltage Gain | Av | $\mathrm{V}_{\mathrm{IN}}= \pm 2.5 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 0.98 |  | 1.0 | V/V |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | 0.97 |  | 1.0 |  |
| Output Resistance | Rout | $\mathrm{f}=\mathrm{DC}$ to 50 MHz |  | 20 |  |  | $\Omega$ |
| Disabled Output Current | IOUT(OFF) | VOUT $=0 \mathrm{~V}$ |  |  | 10 |  | nA |
| Disabled Output Resistance | Rout(OfF) |  |  |  | 30 |  | $\mathrm{M} \Omega$ |
| Disabled Output Capacitance | Cout(off) |  |  |  | 5 |  | pF |
| Logic Input High Voltage | VINH | $\mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}$ to $\pm 5.5 \mathrm{~V}$ |  | 2.0 |  |  | V |
| Logic Input Low Voltage | VINL | $\mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}$ to $\pm 5.5 \mathrm{~V}$ |  |  |  | 0.8 | V |
| Logic Input High Current | linh | $\mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}$ to $\pm 5.5 \mathrm{~V}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| Logic Input Low Current | IINL | $\mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}$ to $\pm 5.5 \mathrm{~V}$ |  |  |  | 10 | $\mu \mathrm{A}$ |

# 330MHz Buffered Video Switches/ Crosspoint Building Blocks 

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V},-2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq+2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}} \leq 5 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC PARAMETERS |  |  |  |  |  |  |
| Slew Rate | SR | Vout $=5 \mathrm{Vp}-\mathrm{p}$ |  | 700 |  | V/ $\mu \mathrm{s}$ |
|  |  | VOUT $=1.4 \mathrm{Vp}-\mathrm{p}$ |  | 500 |  |  |
| Full-Power Bandwidth (Note 1) | FPBW | $\mathrm{V}_{\mathrm{IN}}=1.4 \mathrm{Vp}-\mathrm{p}$ |  | 110 |  | MHz |
|  |  | $\mathrm{VIN}=5 \mathrm{Vp}$-p |  | 45 |  |  |
| -3dB Bandwidth | f3dB | VIN $=0.1 \mathrm{Vp}-\mathrm{p}$ |  | 330 |  | MHz |
| Gain Flatness |  | DC to 30MHz |  | 0.02 |  | dB |
|  |  | DC to 150 MHz |  | 0.1 |  |  |
| Gain Peaking |  |  |  | 0.08 |  | dB |
| Small-Signal Rise Time | $t_{r} / f$ | V IN $=0.1 \mathrm{Vp}-\mathrm{p}$ |  | 950 |  | ps |
| Differential Gain (Note 2) | DG | $\mathrm{f}=3.58 \mathrm{MHz}$ |  | 0.01 |  | \% |
| Differential Phase (Note 2) | DP | $\mathrm{f}=3.58 \mathrm{MHz}$ |  | 0.01 |  | degrees |
| All-Hostile Crosstalk |  | $\begin{aligned} & \mathrm{VIN}=1 \mathrm{Vp}-\mathrm{p}, \\ & \mathrm{f}=30 \mathrm{MHz} \end{aligned}$ | MAX4121 | -92 |  | dB |
|  |  |  | MAX4221 | -70 |  |  |
| Off Isolation |  | $\begin{aligned} & \mathrm{V} \mathbb{I N}=1 \mathrm{Vp}-\mathrm{p} \\ & \mathrm{f}=30 \mathrm{MHz} \text {, see test } \\ & \text { circuit } \end{aligned}$ | MAX4111 | 86 |  | dB |
|  |  |  | MAX4121 | 78 |  |  |
|  |  |  | MAX4221 | 84 |  |  |
| Channel Switching Off Time | tofF |  |  | 1.0 |  | $\mu \mathrm{s}$ |
| Channel Switching On Time | ton |  |  | 500 |  | ns |
| Switching Transient |  |  |  | 13 |  | mVp-p |
| Group Delay |  |  |  | 860 |  | ps |
| Input-Output Delay Matching |  | Chip-to-chip, f = 3.5 |  | $\pm 0.2$ |  | degrees |
| Second Harmonic |  | $\mathrm{f}=30 \mathrm{MHz}, \mathrm{V}$ IN $=1.4$ |  | -65 |  | dBc |
| Third Harmonic |  | $\mathrm{f}=30 \mathrm{MHz}, \mathrm{V}$ IN $=1.4$ |  | -70 |  | dBc |

Note 1: Full-Power Bandwidth is inferred from Slew Rate (SR) testing by the equation $\mathrm{SR}=\omega \mathrm{EP}$, where Ep is the peak output voltage and $\omega=2 \pi$ f.
Note 2: Differential Gain and Phase are tested using a modulated ramp, 100IRE (0.714V).

## 330MHz Buffered Video Switches/ Crosspoint Building Blocks


$\left(\overline{V_{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}} \leq 5 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$





MAX4111



MAX4121


TION vs. FREQUENCY


# 330MHz Buffered Video Switches/ Crosspoint Building Blocks 

Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}} \leq 5 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)

SM ALL-SIGNAL PULSE RESPONSE



## 330MHz Buffered Video Switches/ Crosspoint Building Blocks



Typical Operating Characteristics (continued) MAX4111/MAX4121/MAX4221
$\left(\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}} \leq 5 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$






# 330MHz Buffered Video Switches/ Crosspoint Building Blocks 

| PIN |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| MAX4111 | MAX4121 | MAX4221 |  |  |
| 1, 3 | 3 | 2, 4, 5, 7 | GND | Analog (signal) ground. Since inputs are isolated by these grounds, GND should be as noise-free as possible. |
| - | 1 | - | A0 | Logic Input. Channel Selection Bit for the 2x1. See Table 2. |
| 2 | - | - | IN | Signal Input |
| - | 2, 4 | 1,3 | IN0, IN1 | Signal Input |
| 4 | - | - | N.C. | No Connect-not internally connected |
| 5 | 5 | 12 | VEE | Negative Power-Supply Voltage. Connect to -5V. Decouple to power ground. |
| 6 | 6 | - | OUT | Signal Output |
| - | - | 6, 8 | IN2, IN3 | Signal Inputs for the dual $2 \times 1$ switch |
| 7 | 7 | 14 | VCC | Positive Power-Supply Voltage. Connect to +5 V . Decouple to power ground. |
| 8 | 8 | - | EN | Logic Input. Output Enable for the 1×1, $2 \times 1$ switches. A logic high on this pin enables the output. A logic low causes the output to assume a highimpedance state, and reduces supply current. |
| - | - | 9, 10 | $\begin{aligned} & \text { SEL3, } \\ & \text { SEL2 } \end{aligned}$ | Logic Inputs. Channel Selection Bits for OUT1 of the dual $2 \times 1$ (MAX4221). See Table 3. |
| - | - | 11, 13 | $\begin{aligned} & \text { OUT1, } \\ & \text { OUT0 } \end{aligned}$ | Signal Outputs |
| - | - | 15, 16 | $\begin{aligned} & \text { SEL1, } \\ & \text { SELO } \end{aligned}$ | Logic Inputs. Channel Selection Bits for OUT0 of the dual $2 \times 1$ (MAX4221). See Table 3. |

## Detailed Description

The MAX4111/MAX4121/MAX4221 video switches are manufactured with Maxim's proprietary, ultra-high frequency, complementary bipolar process that yields high bandwidth and low capacitance. Make-beforebreak switching is used to reduce noise and glitches, even when switching from part to part in large arrays. The input buffers provide a constant high input impedance, and prevent the make-before-break action from feeding back to the input.

The design of the switching mechanism limits the inevitable glitch to less than $13 \mathrm{mVp}-\mathrm{p}$. In addition, the glitch pulse is positive to avoid confusion with negative sync pulses.
Unity-gain buffers isolate other inputs from the switching action of large multiplex arrays. These buffers can drive $5 \mathrm{k} \Omega$ resistive loads. In addition, these devices drive capacitive loads without oscillation. Load capacitance is limited only by system bandwidth requirements.
The MAX4111/MAX4121/MAX4221 do not contain buffer latches. The digital inputs are transparent.

## 330MHz Buffered Video Switches/ Crosspoint Building Blocks

Table 1. MAX4111 Truth Table

| EN | OUT |
| :---: | :---: |
| 0 | High-Z |
| 1 | IN |

Table 2. MAX4121 Truth Table

| $\mathbf{A O}$ | EN | OUT |
| :---: | :---: | :---: |
| $\mathbf{X}$ | 0 | High-Z |
| 0 | 1 | IN0 |
| 1 | 1 | IN 1 |

Table 3. MAX4221 Truth Table

| SELO | SEL1 | OUTO |
| :---: | :---: | :---: |
| 0 | 0 | High-Z |
| 1 | 0 | IN0 |
| 0 | 1 | IN1 |
| 1 | 1 | NA |


| SEL2 | SEL3 | OUT1 |
| :---: | :---: | :---: |
| 0 | 0 | High-Z |
| 1 | 0 | IN2 |
| 0 | 1 | IN3 |
| 1 | 1 | NA |

Note: SELO = SEL1 = 1 and/or SEL2 = SEL3 = 1 is not allowed. Enabling these states will not damage the device, but may cause excessive supply currents and distortion.

## Applications Information

## Grounding, Bypassing, and PC Board Layout

To obtain the full 330 MHz bandwidth of these switches, Microstrip and Stripline techniques are recommended. To ensure your PC board does not degrade the switch's performance, it's wise to design the board for a frequency greater than 1 GHz . Even with very short runs, it's good practice to use this technique at critical points such as inputs and outputs.
Use the following guidelines when designing the board:

- Do not use wire-wrap boards, because they are too inductive.
- Do not use IC sockets. They increase parasitic capacitance and inductance.
- In general, surface-mount components have shorter leads and lower parasitic reactance, and give better high-frequency performance than through-hole components.
- The PC board should have at least two layers, with one side a signal side and the other a ground plane.
- Keep signal lines as short and straight as possible. Do not make $90^{\circ}$ turns; round all corners.
- The ground plane should be as free from voids as possible.

Bypass Components-Capacitors Surface-mount ceramic capacitors are recommended to achieve good high-frequency bypassing. A $0.1 \mu \mathrm{~F}$ capacitor in parallel with a 1000pF capacitor should be used for each supply. The capacitors should be located as close to the ICs supply pins as possible, with the smaller value capacitor being closer to the IC than the other.

Creating Larger Arrays
The MAX4111/MAX4121/MAX4221 were designed as building blocks for larger arrays. The single-pole switch allows the system designer much greater control over crosstalk than multiple switches in a single IC. For this reason, cable drivers have not been included in the switch design because of the high-power drive required (see Figure 6).
Even though the stability of these devices is not worsened by adding capacitance, you may want to limit the number of switches connected together. The MAX4111/MAX4121/MAX4221 have a finite input capacitance of about 3pF and a dynamic output resistance of about $20 \Omega$. This causes a pole at a little more than 2.7GHz. However, in a large array with many switch inputs, the total capacitance is $N \times 3 p F$, where " $N$ " is the number of switches connected in parallel. The pole will be located at:

$$
\frac{1}{2 \pi \times\left(\mathrm{N} \times 3 \mathrm{pF}+\mathrm{C}_{\text {STRAY }}\right) \times 20 \Omega} \mathrm{MHz}
$$

CSTRAY $=$ Stray capacitance at the interconnect If the maximum number of switches that may be connected while still maintaining bandwidth is less than your system requirements, use a unity-gain buffer amplifier to isolate the switch from the remainder of the inputs.

## 330MHz Buffered Video Switches/ Crosspoint Building Blocks



Figure 2. MAX4121 All-Hostile Crosstalk


Figure 3. MAX4121 Off Isolation
$\qquad$

## 330MHz Buffered Video Switches/ Crosspoint Building Blocks



## 330MHz Buffered Video Switches／ Crosspoint Building Blocks



エてZカXVW／LZIカXVW／LITカXVW

Figure 6． $8 \times 2$ Multiplexer Using MAX4221

## 330MHz Buffered Video Switches/ Crosspoint Building Blocks


$\qquad$

