

## General Description

The MAX463-MAX470 series of two-channel, triple/quad buffered video switches and video buffers combines high-accuracy, unity-gain-stable amplifiers with high-performance video switches. Fast switching time and low differential gain and phase error make this series of switches and buffers ideal for all video applications. The devices are all specified for $\pm 5 \mathrm{~V}$ supply operation with inputs and outputs as high as $\pm 2.5 \mathrm{~V}$ when driving $150 \Omega$ loads ( $75 \Omega$ back-terminated cable).
Input capacitance is typically only 5 pF , and channel-tochannel crosstalk is better than 60 dB , accomplished by surrounding all inputs with AC ground pins. The onboard amplifiers feature a $200 \mathrm{~V} / \mu \mathrm{s}$ slew rate $(300 \mathrm{~V} / \mu \mathrm{s}$ for $A_{V}=2 \mathrm{~V} / \mathrm{V}$ amplifiers), and a bandwidth of 100 MHz ( 90 MHz for $\mathrm{A}_{V}=2 \mathrm{~V} / \mathrm{V}$ buffers). Channel selection is controlled by a single TLL-compatible input pin or by a microprocessor interface, and channel switch time is only 20 ns .
For design flexibility, devices are offered with bufferamplifier gains of $1 \mathrm{~V} / \mathrm{V}$ or $2 \mathrm{~V} / \mathrm{V}$ for $75 \Omega$ back-terminated applications. Output amplifiers have a guaranteed output swing of $\pm 2 \mathrm{~V}$ into $75 \Omega$.
Devices offered in this series are as follows:

| PART | DESCRIPTION | VOLTAGE GAIN <br> (V/V) |
| :--- | :--- | :---: |
| MAX463 | Triple RGB Switch \& Buffer | 1 |
| MAX464 | Quad RGB Switch \& Buffer | 1 |
| MAX465 | Triple RGB Switch \& Buffer | 2 |
| MAX466 | Quad RGB Switch \& Buffer | 2 |
| MAX467 | Triple Video Buffer | 1 |
| MAX468 | Quad Video Buffer | 1 |
| MAX469 | Triple Video Buffer | 2 |
| MAX470 | Quad Video Buffer | 2 |

## Applications

Broadcast-Quality Color-Signal Multiplexing RGB Multiplexing
RGB Color Video Overlay Editors
RGB Color Video Security Systems
RGB Medical Imaging
Coaxial-Cable Line Drivers

Typical Operating Circuit appears at end of data sheet.

- 100MHz Unity-Gain Bandwidth
- 90MHz Bandwidth with 2V/V Gain
- 0.01\%/0.03 ${ }^{\circ}$ Differential Gain/Phase Error
- Drives $50 \Omega$ and $75 \Omega$ Back-Terminated Cable Directly
- Wide Output Swing:
$\pm 2 \mathrm{~V}$ into $75 \Omega$
$\pm 2.5 \mathrm{~V}$ into $150 \Omega$
- $300 \mathrm{~V} / \mu \mathrm{s}$ Slew Rate ( $2 \mathrm{~V} / \mathrm{V}$ gain)
- 20ns Channel Switching Time
- Logic Disable Mode:

High-Z Outputs
Reduced Power Consumption

- Outputs May Be Paralleled for Larger Networks
- 5 pF Input Capacitance (channel on or off)

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX463CNG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Narrow Plastic DIP |
| MAX463CWG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Wide SO |
| MAX463C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice ${ }^{*}$ |
| MAX463ENG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Narrow Plastic DIP |
| MAX463EWG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Wide SO |

Ordering Information continued on last page.

* Dice are specified at $T_{A}=+25^{\circ} \mathrm{C}, D C$ parameters only.

Pin Configurations


## Two-Channel, Triple/Quad RGB Video Switches and Buffers

## ABSOLUTE MAXIMUM RATINGS




Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V},-2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq+2 \mathrm{~V}, \mathrm{R}_{\mathrm{LOAD}}=75 \Omega\right.$, unless otherwise noted.)


## Two-Channel, Triple/Quad RGB Video Switches and Buffers

ELECTRICAL CHARACTERISTICS (continued)
$\left(\mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V},-2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq+2 \mathrm{~V}\right.$, RLOAD $=75 \Omega$, unless otherwise noted.)


## Two-Channel, Triple/Quad RGB Video Switches and Buffers

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V},-2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq+2 \mathrm{~V}\right.$, RLOAD $=75 \Omega$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\begin{gathered} T_{A}=T_{\text {MIN }} \text { to } T_{M A X} \\ \text { MIN MAX } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address Setup Time (Note 11) | tsu | EN, A0, $\overline{\mathrm{CS}}, \mathrm{LE} ;$ MAX463-MAX466 | 30 |  | 30 | ns |
| Address Hold Time (Note 11) | th | EN, A0, $\overline{\mathrm{CS}}$, LE; MAX463-MAX466 |  | 0 | 0 | ns |
| $\overline{\text { CS }}$ Pulse Width Low (Note 11) | tcs | $\overline{\mathrm{EN}}, \mathrm{AO}, \overline{\mathrm{CS}}, \mathrm{LE} ;$ MAX463-MAX466 | 15 |  | 15 | ns |

Note 1: Voltage gain accuracy for the unity-gain devices is defined as $\left[\left(\mathrm{VOUT}_{\text {O }}-\mathrm{V}_{\text {IN }}\right)\right.$ at $\mathrm{V}_{\text {IN }}=1 \mathrm{~V}-\left(\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {IN }}\right)$ at $\left.\mathrm{V}_{\text {IN }}=-1 \mathrm{~V}\right] / 2$.
Note 2: Voltage gain accuracy for the gain-of-two devices is defined as [(VOUT/2-VIN) at $V_{I N}=1 \mathrm{~V}-\left(\mathrm{V}_{\mathrm{OUT}} / 2-\mathrm{V}_{\text {IN }}\right)$ at $\left.\mathrm{V}_{\text {IN }}=-1 \mathrm{~V}\right] / 2$.
Note 3: Tested with a 3.58 MHz sine wave of amplitude 40IRE superimposed on a linear ramp (0IRE to 100 IRE ), R = $150 \Omega$ to ground.
Note 4: Tested with the selected input connected to ground through a $75 \Omega$ resistor, and a $4 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ sine wave at 10 MHz driving adjacent input.
Note 5: Tested in the same manner as described in Note 4, but with all other inputs driven.
Note 6: Tested with $\mathrm{LE}=0 \mathrm{~V}, \overline{\mathrm{EN}}=\mathrm{V}_{+}$, and all inputs driven with a $4 \mathrm{~V}_{\mathrm{P}-\mathrm{P}, 1} 10 \mathrm{MHz}$ sine wave.
Note 7: Measured from a channel switch command to measurable activity at the output.
Note 8: Measured from where the output begins to move to the point where it is well defined.
Note 9: Measured from a disable command to amplifier in a non-driving state.
Note 10: Measured from an enable command to the point where the output reaches $90 \%$ current out.
Note 11: Guaranteed by design.

Typical Operating Characteristics
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. )


# Two-Channel, Triple/Quad RGB Video Switches and Buffers 



## Two-Channel, Triple/Quad RGB Video Switches and Buffers

$\qquad$ Typical Operating Characteristics (continued)
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

MAX464
SMALL-SIGNAL STEP RESPONSE


MAX464
LARGE-SIGNAL STEP RESPONSE


MAX464
OUTPUT TRANSIENT WHEN SWITCHING BETWEEN TWO GROUNDED INPUTS


MAX466
SMALL-SIGNAL STEP RESPONSE


MAX466
LARGE-SIGNAL STEP RESPONSE


MAX464 EN RESPONSE TIME


## Two-Channel, Triple/Quad RGB Video Switches and Buffers

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| MAX463/MAX465 | MAX464/MAX466 |  |  |
| 1 | 28 | INOA | Channel A, Analog Input 0 |
| $\begin{gathered} 2,4,9 \\ 11,15,24 \end{gathered}$ | $\begin{gathered} 1,3,5, \\ 11,13,19 \end{gathered}$ | GND | Analog Ground |
| 3 | 2 | IN1A | Channel A, Analog Input 1 |
| 5 | 4 | IN2A | Channel A, Analog Input 2 |
| - | 6 | IN3A | Channel A, Analog Input 3 |
| 6, 7, 19 | 7, 9, 21, 23 | V- | Negative Power-Supply Input. Connect to -5V. Thermal path. |
| 8 | 8 | INOB | Channel B, Analog Input 0 |
| 10 | 10 | IN1B | Channel B, Analog Input 1 |
| 12 | 12 | IN2B | Channel B, Analog Input 2 |
| - | 14 | IN3B | Channel B, Analog Input 3 |
| - | 15 | OUT3 | Buffered Analog Output 3 |
| 13 | 17 | OUT2 | Buffered Analog Output 2 |
| 14, 17 | 16, 18 | V+ | Positive Power-Supply Input. Connect to +5 V . |
| 16 | 20 | OUT1 | Buffered Analog Output 1 |
| 18 | 22 | OUT0 | Buffered Analog Output 0 |
| 20 | 24 | $\overline{\mathrm{CS}}$ | Chip-Select-latch control for the digital inputs. When $\overline{\mathrm{CS}}$ is low, A 0 and $\overline{\mathrm{EN}}$ input registers are transparent. When $\overline{C S}$ goes high, the $A 0$ input register latches. If LE is high, the $\overline{E N}$ input register also latches when $\overline{C S}$ goes high (see LE). |
| 21 | 25 | A0 | Channel-Select Input. When $\overline{\mathrm{CS}}$ is low, driving A0 low selects channel A and driving A0 high selects channel B. |
| 22 | 26 | $\overline{\mathrm{EN}}$ | Buffer-Enable Input. When $\overline{\mathrm{CS}}$ is low or LE is low, driving $\overline{\mathrm{EN}}$ low enables all output buffers and driving EN high disables all output buffers. |
| 23 | 27 | LE | Digital Latch-Enable Input. When LE is low, the EN register is transparent; when LE is high, the $\overline{\mathrm{EN}}$ register is transparent only when $\overline{\mathrm{CS}}$ is low. Hardwire to $\mathrm{V}_{+}$or GND for best crosstalk performance. |


| PIN |  | NAME |  |
| :---: | :---: | :---: | :--- |
| MAX467/MAX469 | MAX468/MAX470 |  |  |
| 1 | 1 | IN0 | Analog Input 0 |
| $2,7,8,9,15$ | $2,7,15$ | GND | Analog Ground |
| 3 | 3 | IN1 | Analog Input 1 |
| $4,5,12,13$ | $4,5,12,13$ | V- | Negative Power-Supply Input. Connect to -5V. Thermal path. |
| 6 | 6 | IN2 | Analog Input 2 |
| - | 8 | IN3 | Analog Input 3 |
| - | 9 | OUT3 | Buffered Analog Output 3 |
| 10 | 10 | V+ | Positive Power-Supply Input. Connect to +5V. |
| 11 | 11 | OUT2 | Buffered Analog Output 2 |
| 14 | 14 | OUT1 | Buffered Analog Output 1 |
| 16 | 16 | OUT0 | Buffered Analog Output 0 |

# Two-Channel, Triple/Quad RGB Video Switches and Buffers 

## Detailed Description

The MAX463-MAX470 have a bipolar construction, which results in a typical channel input capacitance of only 5 pF , whether the channel is on or off. This low input capacitance allows the amplifiers to realize full AC performance, even with source impedances as great as $250 \Omega$. It also minimizes switching transients because the driving source sees the same load whether the channel is on or off. Low input capacitance is critical, because it forms a single-pole RC lowpass filter with the output impedance of the signal source, and this filter can limit the system's signal bandwidth if the RC product becomes too large.
The MAX465/MAX466/MAX469/MAX470's amplifiers are internally configured for a gain of two, resulting in an overall gain of one at the cable output when driving back-terminated coaxial cable (see the section Driving Coaxial Cable). The MAX463/MAX464/MAX467/MAX468 are internally configured for unity gain.
Power-Supply Bypassing and Board Layout
To realize the full AC performance of high-speed amplifiers, pay careful attention to power-supply bypassing and board layout, and use a large, low-impedance ground plane. With multi-layer boards, the ground plane should be located on the layer that is not dedicated to a specific signal trace.
To prevent unwanted signal coupling, minimize the trace area at the circuit's critical high-impedance nodes, and surround the analog inputs with an AC ground trace (analog ground, bypassed DC power supply, etc). The analog input pins to the MAX463-MAX470 have been separated with AC ground pins (GND, $\mathrm{V}_{+}$, V -, or a hard-wired logic input) to minimize parasitic coupling, which can degrade crosstalk and/or stability of the amplifier. Keep signal paths as short as possible to minimize inductance, and ensure that all input channel traces are of equal length to maintain the phase relationship between the R, $G$, and $B$ signals. Connect the coaxial-cable shield to the ground side of the $75 \Omega$ terminating resistor at the ground plane to further reduce crosstalk (see Figure 1).
Bypass all power-supply pins directly to the ground plane with $0.1 \mu \mathrm{~F}$ ceramic capacitors, placed as close to the supply pins as possible. For high-current loads, it may be necessary to include $10 \mu \mathrm{~F}$ tantalum or alu-minum-electrolytic capacitors in parallel with the $0.1 \mu \mathrm{~F}$ ceramics. Keep capacitor lead lengths as short as possible to minimize series inductance; surface-mount (chip) capacitors are ideal.


Figure 1. Low-Crosstalk Layout. Return current from the termination resistor does not flow through the ground plane.

Connect all V-pins to a large power plane. The V-pins conduct heat away from the internal die, aiding thermal dissipation.

## Differential Gain and Phase Errors

Differential gain and phase errors are critical specifications for an amplifier/buffer in color video applications, because these errors correspond directly to changes in the color of the displayed picture in composite video systems. The MAX467-MAX470 have low differential gain and phase errors, making them ideal in broadcastquality composite color applications, as well as in RGB video systems where these errors are less significant.
The MAX467-MAX470 differential gain and phase errors are measured with the Tektronix VM700 Video Measurement Set, with the input test signal provided by the Tektronix 1910 Digital Generator as shown in Figure 2.
Measuring the differential gain and phase of the MAX469/MAX470 (Figure 2a) is straightforward because the output amplifiers are configured for a gain of two, allowing connection to the VM700 through a back-terminated coaxial cable. Since the MAX467/MAX468 are unity-gain devices, driving a back-terminated coax would result in a gain of $1 / 2$ at the VM700.
Figure 2 b shows a test method to measure the differential gain and phase for the MAX467/MAX468. First, measure and store the video signal with the device under test (DUT) removed and replaced with a short circuit, and the $150 \Omega$ load resistor omitted. Then do another measurement with the DUT and load resistor in the circuit, and calculate the differential gain and phase errors by subtracting the results.

## Two-Channel, Triple/Quad RGB Video Switches and Buffers



Figure 2. Differential Phase and Gain Error Test Circuits (a) for the MAX469/MAX470 Gain-of-Two Amplifiers, (b) for the MAX467/MAX468 Unity-Gain Amplifiers

## Driving Coaxial Cable

High-speed performance, excellent output current capability, and an internally fixed gain of two make the MAX465/MAX466/MAX469/MAX470 ideal for driving $50 \Omega$ or $75 \Omega$ back-terminated coaxial cables. The MAX465/MAX466/MAX469/MAX470 will drive a $150 \Omega$ load ( $75 \Omega$ back-terminated cable) to $\pm 2.5 \mathrm{~V}$.
The Typical Operating Circuit shows the MAX465/MAX466 driving four back-terminated $75 \Omega$ video cables. The back-termination resistor (at each amplifier output) provides impedance matching at the driven end of the cable to eliminate signal reflections. It forms a voltage divider with the load impedance, which attenuates the signal at the cable output by one-half. The amplifier operates with an internal $2 \mathrm{~V} / \mathrm{V}$ closed-loop gain to provide unity gain at the cable's output.

## Driving Capacitive Loads

 Driving large capacitive loads increases the likelihood of oscillation in most amplifier circuits. This is especially true for circuits with high loop-gains, like voltage followers. The amplifier's output impedance and the capacitive load form an RC filter that adds a pole to the loop response. If the pole frequency is low enough, as when driving a large capacitive load, the circuit phase margin is degraded and oscillation may occur.The MAX463-MAX470 phase margin and capacitiveload driving performance are optimized by internal compensation. When driving capacitive loads greater than 50 pF , connect an isolation resistor between the amplifier output and the capacitive load, as shown in Figure 3.


Figure 3a. Using an Isolation Resistor with a Capacitive Load

## Two-Channel, Triple/Quad RGB Video Switches and Buffers



Figure 3b. Step Response without an Isolation Resistor

Digital Interface
The MAX463-MAX466 multiplexer architecture provides an input transistor buffer, ensuring that no input channels are ever connected together. Select a channel by changing AO's state ( $\mathrm{A} 0=0$ for channel A , and $\mathrm{A} 0=1$ for channel B) and pulsing CS low (see Tables 1a, 1b). Figure 4 shows the logic timing diagram.

Output Disable (MAX463-MAX466)
When the enable input ( $\overline{E N}$ ) is driven to a TTL low state, it enables the MAX463-MAX466 amplifier outputs. When $\overline{\mathrm{N}}$ is driven high, it disables the amplifier outputs. The


Figure 3c. Step Response with an Isolation Resistor
disabled MAX463/MAX464 outputs exhibit a $250 \mathrm{k} \Omega$ typical resistance. Because their internal feedback resistors are required to produce a gain of two, the MAX465/MAX466 exhibit a $1 \mathrm{k} \Omega$ disabled output resistance.
LE determines whether $\overline{\mathrm{EN}}$ is latched by $\overline{\mathrm{CS}}$ or operates independently. When the latch-enable input (LE) is connected to $\mathrm{V}_{+}$, $\overline{\mathrm{CS}}$ becomes the latch control for the $\overline{\mathrm{EN}}$ input register. If $\overline{\mathrm{CS}}$ is low, both the $\overline{\mathrm{EN}}$ and AO registers are transparent; once $\overline{\mathrm{CS}}$ returns high, both registers are latched.


[^0]
# Two-Channel, Triple/Quad RGB Video Switches and Buffers 

Table 1a. Amplifier and Channel Selection with LE = $\mathrm{V}_{+}$

| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{E N}}$ | $\mathbf{A O}$ | FUNCTION |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Enables amplifier outputs. <br> Selects channel A. |
| 0 | 0 | 1 | Enables amplifier outputs. <br> Selects channel B. |
| 0 | 1 | X | Disables amplifiers. Outputs high-Z. |
| 1 | X | X | Latches all input registers. <br> Changes nothing. |

When LE is connected to ground, the $\overline{E N}$ register is transparent and independent of $\overline{\mathrm{CS}}$ activity. This allows all MAX463-MAX466 devices to be simultaneously shut down, regardless of the $\overline{C S}$ input state. Simply connect LE to ground and connect all EN inputs together (Figure 5a). For the MAX464 and MAX466, LE must be hardwired to either $\mathrm{V}+$ or ground (rather than driving LE with a gate) to prevent crosstalk from the digital inputs to INOA.

Table 1b. Amplifier and Channel Selection with LE = GND

| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{E N}}$ | AO | FUNCTION |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Enables amplifier outputs. <br> Selects channel A. |
| 0 | 0 | 1 | Enables amplifier outputs. <br> Selects channel B. |
| 0 | 1 | 0 | Disables amplifiers. Outputs high-Z. <br> A0 register = channel A |
| 0 | 1 | 1 | Disables amplifiers. Outputs high-Z. <br> A0 register = channel B |
| 1 | 0 | X | Enables amplifier outputs, latches A0 <br> register, programs outputs to output A <br> or B, according to the setting of A0 at <br> CS's last edge. |
| 1 | 1 | X | Disables amplifiers. Outputs high-Z. |

Another option for output disable is to connect LE to $\mathrm{V}_{+}$, parallel the outputs of several MAX463-MAX466s, and use EN to individually disable all devices but the one in use (Figure 5b).
When the outputs are disabled, the off isolation from the analog inputs to the amplifier outputs is typically 70 dB at 10 MHz , all inputs driven with a $4 \mathrm{VP}-\mathrm{P}$ sine wave and a $150 \Omega$ load impedance. Figure 6 shows the test circuits used to measure isolation and crosstalk.


Figure 5. (a) Simultaneous Shutdown of all MAX463-MAX466, (b) Enable ( $\overline{E N}$ ) Register Latched by $\overline{C S}$

Two-Channel, Triple/Quad RGB Video Switches and Buffers

MAX463-MAX470


Figure 6. (a) MAX467-MAX470 Adjacent Channel Crosstalk, (b) MAX467-MAX470 All-Hostile Crosstalk, (c) MAX463-MAX466 All-Hostile Off Isolation, (d) MAX463-MAX466 All-Hostile Crosstalk

## Two-Channel, Triple/Quad RGB Video Switches and Buffers



0LtXVW-E9tXVW

Figure 7. Higher-Order RGB + Sync Video Multiplexer
$\qquad$

Two-Channel, Triple/Quad RGB Video Switches and Buffers


Figure 8. 1-of-4 RGB + Sync Video Multiplexer

# Two-Channel, Triple/Quad RGB Video Switches and Buffers 

## Applications Information

Higher-Order RGB + Sync
Video Multiplexing Higher-order RGB video multiplexers can be realized by paralleling several MAX463/MAX464s. Connect LE to $V+$ and use $\overline{\mathrm{CS}}$ and $\overline{\mathrm{EN}}$ to disable all devices but the one in use. Since the disabled output resistance of the MAX463/MAX464 is $250 \mathrm{k} \Omega$, several devices may be paralleled to form larger RGB video multiplexer arrays without signal degradation. Connect series resistors at each amplifier's output to isolate the disabled output capacitance of each paralleled device, and use a MAX469 or MAX470 to drive the output coaxial cables (see Figure 7).

Paralleling MAX466s to Switch 1-of-4 RGB + Sync Signal Inputs
Figure 8 shows a 1 -of-4 RGB + sync video mux/amp circuit. The $1 \mathrm{k} \Omega$ disabled output resistance limits the number of paralleled MAX465/MAX466s to no more than two. The amplifier outputs are connected after a $22 \Omega$ isolation resistor and ahead of a $50 \Omega$ back-termination resistor, which isolates the active amplifier output from the capacitive load ( 5 pF typ) presented by the inactive output of the second MAX466. Impedance mismatching is minimal, and the signal gain at the cable end is near 1 . This minimizes ringing in the output signals. For multiplexing more than two devices, see the section Higher Order RGB + Sync Video Multiplexing, above.


Two-Channel, Triple/Quad RGB Video Switches and Buffers

Typical Operating Circuit


| PART | TEMP. RANGE | PIN-PACKAGE |
| :---: | :---: | :---: |
| MAX464CNI | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 Narrow Plastic DIP |
| MAX464CWI | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 Wide SO |
| MAX464C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice* |
| MAX464ENI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 Narrow Plastic DIP |
| MAX464EWI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 Wide SO |
| MAX465CNG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Narrow Plastic DIP |
| MAX465CWG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Wide SO |
| MAX465C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice* |
| MAX465ENG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Narrow Plastic DIP |
| MAX465EWG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Wide SO |
| MAX466CNI | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 Narrow Plastic DIP |
| MAX466CWI | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 Wide SO |
| MAX466C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice* |
| MAX466ENI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 Narrow Plastic DIP |
| MAX466EWI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 Wide SO |
| MAX467CPE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX467CWE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Wide SO |
| MAX467C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice* |
| MAX467EPE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX467EWE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Wide SO |
| MAX468CPE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX468CWE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Wide SO |
| MAX468C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice* |
| MAX468EPE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX468EWE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Wide SO |
| MAX469CPE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX469CWE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Wide SO |
| MAX469C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice* |
| MAX469EPE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX469EWE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Wide SO |
| MAX470CPE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX470CWE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Wide SO |
| MAX470C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice* |
| MAX470EPE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX470EWE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Wide SO |

* Dice are specified at $T_{A}=+25^{\circ} \mathrm{C}, D C$ parameters only.


[^0]:    Figure 4. Logic Timing Diagram

