19-3439; Rev 0; 10/04 EVALUATION KIT

AVAILABLE

# 

### EEPROM-Programmable, Hex/Quad, **Power-Supply Sequencers/Supervisors**

Input Voltage Detectors

+5.5V Thresholds)

**Programmable Outputs** 

Four General-Purpose Logic Inputs

Two Configurable Watchdog Timers

Eight (MAX6872) or Five (MAX6873)

+2.5V to +13.2V Thresholds)

or ±2.5V to ±15.25V Thresholds)

#### **General Description**

The MAX6872/MAX6873 EEPROM-configurable, multivoltage supply sequencers/supervisors monitor several voltage detector inputs and four general-purpose logic inputs. The MAX6872/MAX6873 feature programmable outputs for highly configurable power-supply sequencing applications. The MAX6872 features six voltage detector inputs and eight programmable outputs, while the MAX6873 features four voltage detector inputs and five programmable outputs. Manual reset and margin disable inputs offer additional flexibility.

All voltage detectors offer two configurable thresholds for undervoltage/overvoltage or dual undervoltage detection. One high voltage input (IN1) provides detector threshold voltages from +2.5V to +13.2V in 50mV increments, or from +1.25V to +7.625V in 25mV increments. A bipolar input (IN2) provides detector threshold voltages from ±2.5V to ±15.25V in 50mV increments, or from ±1.25V to ±7.625V in 25mV increments. Positive inputs (IN3–IN6) provide detector threshold voltages from +1V to +5.5V in 20mV increments, or from +0.5V to +3.05V in 10mV increments.

Programmable output stages control power-supply sequencing or system resets/interrupts. Programmable output options include: active-high, active-low, opendrain, weak pullup, push-pull, and charge pump. Programmable timing delay blocks configure each output to wait between 25µs and 1600ms before deasserting. A fault register logs the condition that caused each output to assert (undervoltage, overvoltage, manual reset, etc.).

An SMBus<sup>TM</sup>-/I<sup>2</sup>C-compatible, serial data interface programs and communicates with the configuration EEPROM, the configuration registers, the internal 4kb user EEPROM, and the fault registers of the MAX6872/MAX6873.

The MAX6872/MAX6873 are available in a 7mm x 7mm x 0.8mm 32-pin thin QFN package and operate over the extended -40°C to +85°C temperature range.

#### Applications

Telecommunications/Central Office Systems Networking Systems Servers/Workstations **Base Stations** Storage Equipment Multimicroprocessor/Voltage Systems

Pin Configurations, Typical Operating Circuit, and Selector Guide appear at end of data sheet.

### 

Maxim Integrated Products 1

Features Six (MAX6872) or Four (MAX6873) Configurable AX6872/MAX6873 One High Voltage Input (+1.25V to +7.625V or One Bipolar Voltage Input (±1.25V to ±7.625V Four (MAX6872) or Two (MAX6873) Positive Voltage Inputs (+0.5V to +3.05V or +1V to Active-High, Active-Low, Open-Drain, Weak

Margining Disable and Manual Reset Controls

Pullup, Push-Pull, Charge-Pump

Timing Delays from 25µs to 1600ms

- 4kb Internal User EEPROM Endurance: 100,000 Erase/Write Cycles **Data Retention: 10 Years**
- ♦ I<sup>2</sup>C/SMBus-Compatible Serial **Configuration/Communication Interface**
- ±1% Threshold Accuracy

SMBus is a trademark of Intel Corp.

#### **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX6872ETJ	-40°C to +85°C	32 Thin QFN	T3277-2
MAX6873ETJ	-40°C to +85°C	32 Thin QFN	T3277-2

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

### ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.) IN3–IN6, ABP, SDA, SCL, A0, A1,	
GPI1–GPI4, MR, MARGIN, PO5–PO8	
(MAX6872), PO3–PO5 (MAX6873)0.3V to +6V	
IN1, PO1–PO4 (MAX6872), PO1–PO2 (MAX6873)0.3V to +14V	
IN220V to +20V	
DBP0.3V to +3V	
Input/Output Current (all pins)±20mA	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{IN1} = +6.5V \text{ to } +13.2V, V_{IN2} = +10V, V_{IN3}-V_{IN6} = +2.7V \text{ to } +5.5V, \text{ GPI}_ = \text{GND}, \overline{\text{MARGIN}} = \overline{\text{MR}} = \text{DBP}, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ otherwise noted. Typical values are at  $T_A = +25^{\circ}\text{C}$ .) (Notes 1, 2)

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS
Operating Voltage Range	VIN1		Voltage on IN1 to ensure the device is fully operational, IN3–IN6 = GND			13.2	v
(Note 3)	V <sub>IN3</sub> to VIN6		Voltage on any one of IN3–IN6 to ensure the device is fully operational, IN1 = GND			5.5	V
IN1 Supply Voltage (Note 3)	VIN1P	Minimum voltage on IN device is powered thro	I1 to guarantee that the bugh IN1			6.5	V
Undervoltage Lockout	Vuvlo	Minimum voltage on or guarantee the device i	ne of IN3–IN6 to s EEPROM configured.			2.5	V
		$V_{IN1} = +13.2V$ , IN2–IN	6 = GND, no load		1.2	1.5	mA
Supply Current	ICC	Writing to configuration no load	n registers or EEPROM,		1.3	2	mA
		V <sub>IN1</sub> (50mV increments)		2.5		13.2	V
		V <sub>IN1</sub> (25mV increments)		1.250		7.625	
Threshold Range	V <sub>TH</sub>	V <sub>IN2</sub> (50mV increments)		±2.50		±15.25	
Thieshold Range	VIH	V <sub>IN2</sub> (25mV increments)		±1.250		±7.625	
		V <sub>IN3</sub> –V <sub>IN6</sub> (20mV increments)		1.0		5.5	
		VIN3-VIN6 (10mV incre	ments)	0.50		3.05	
		IN1–IN6 positive,	$T_A = +25^{\circ}C$	-1.0		+1.0	
		V <sub>IN</sub> _falling	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	-1.5		+1.5	%
Threshold Accuracy		$-15.25V \le V_{IN2} \le -5V$ ,	$T_A = +25^{\circ}C$	-1.5		+1.5	
The should be cardey		V <sub>IN2</sub> falling	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	-2		+2	
		$-5V \leq V_{\rm IN2} \leq 0, \ V_{\rm IN2}$	$T_A = +25^{\circ}C$	-75		+75	mV
		falling	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	-100		+100	
Threshold Hysteresis	V <sub>TH-HYST</sub>				0.3		% V <sub>TH</sub>
Reset Threshold Temperature Coefficient	∆V <sub>TH</sub> /°C				10		ppm/ °C
Threshold-Voltage Differential Nonlinearity	V <sub>TH</sub> DNL			-1		+1	LSB

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN1} = +6.5V \text{ to } +13.2V, V_{IN2} = +10V, V_{IN3}-V_{IN6} = +2.7V \text{ to } +5.5V, \text{ GPI}_ = \text{GND}, \overline{\text{MARGIN}} = \overline{\text{MR}} = \text{DBP}, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}\text{C}.)$  (Notes 1, 2)

PARAMETER	SYMBOL	CON	CONDITIONS		TYP	MAX	UNITS
IN1 Input Leakage Current	I <sub>LIN1</sub>	For VIN1 < the highes	t of V <sub>IN3</sub> –V <sub>IN6</sub>		100	140	μA
IN2 Input Impedance	R <sub>IN2</sub>			160	230	320	kΩ
IN3-IN6 Input Impedance	R <sub>IN3</sub> to R <sub>IN6</sub>	V <sub>IN1</sub> > 6.5V		70	100	145	kΩ
Power-Up Delay	tpu	$V_{ABP} \ge V_{UVLO}$				3.5	ms
IN_ to PO_ Delay	t <sub>DPO</sub>	VIN_ falling or rising, 7	100mV overdrive		25		μs
			000		25		μs
			001	1.406	1.5625	1.719	
			010	5.625	6.25	6.875	
DO Timoout Dariad	+	Register contents	011	22.5	25	27.5	
PO_ Timeout Period	t <sub>RP</sub>	(Table 23)	100	45	50	55	ms
			101	180	200	220	
			110	360	400	440	
			111	1440	1600	1760	1
PO1-PO4 (MAX6872), PO1-PO2		V <sub>ABP</sub> ≥ +2.5V, I <sub>SINK</sub> =	= 500µA			0.3	
(MAX6873) Output Low (Note 3)	V <sub>OL</sub>	V <sub>ABP</sub> ≥ +4.0V, I <sub>SINK</sub> =	= 2mA			0.4	V
PO5-PO8 (MAX6872), PO3-PO5	N	$V_{ABD} > +25V$ Ising = 1mA				0.3	
(MAX6873) Output Low (Note 3)	Vol					0.4	V
PO1–PO8 Output Initial Pulldown Current	IPD	$V_{ABP} \leq V_{UVLO}, V_{PO}$	$V_{ABP} \le V_{UVLO}, V_{PO} = 0.8V$		10	40	μA
PO1–PO8 Output Open-Drain Leakage Current	ILKG	Output high impedan	се	-1		+1	μA
PO1-PO8 Output Pullup Resistance, Weak Pullup Selected	Rpu	V <sub>PO_</sub> = 2V		6.6	10	15	kΩ
PO1-PO4 (MAX6872), PO1-PO2 (MAX6873) Turn-On Time, Charge Pump Selected (Note 4)	ton	C <sub>PO_</sub> = 1500pF, V <sub>ABF</sub>	p = +3.3V, VpO_ = +7.8V	0.5	1.5	3.0	ms
PO1–PO4 (MAX6872), PO1–PO2 (MAX6873) Turn-Off Time, Charge Pump Selected	toff	C <sub>PO_</sub> = 1500pF, V <sub>ABF</sub>	p = +3.3V, V <sub>PO_</sub> = +0.5V		30		μs
PO1-PO4 (MAX6872), PO1-PO2		With respect to VABP,	I <sub>PO</sub> < 100nA		5.5		
(MAX6873) Output High, Charge Pump Selected (Notes 3, 4)	Vонср	With respect to $V_{ABP}$ , $I_{PO} < 1\mu A$		4.0	5.0	6.0	V
		Any one of $V_{IN3}-V_{IN6} \ge +2.7V$ , $I_{SOURCE} = 10mA$ , output pulled up to the same IN_		1.5			
PO5–PO8 (MAX6872), PO3–PO5 (MAX6873) Output High, Push-Pull Selected (Note 3)	V <sub>OH</sub>	Any one of $V_{IN3}-V_{IN6} \ge +2.7V$ , $I_{SOURCE} = 1$ mA, output pulled up to the same IN_		0.8 x V <sub>IN</sub> _			V
		Any one of $V_{IN3}-V_{IN6} \ge +4.5V$ , $I_{SOURCE} = 2mA$ , output pulled up to the same IN_		0.8 x V <sub>IN</sub> _			



### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN1} = +6.5V \text{ to } +13.2V, V_{IN2} = +10V, V_{IN3} - V_{IN6} = +2.7V \text{ to } +5.5V, \text{ GPI}_{-} = \text{GND}, \overline{\text{MARGIN}} = \overline{\text{MR}} = \text{DBP}, \text{ } \text{T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.} \text{ Typical values are at } \text{T}_{\text{A}} = +25^{\circ}\text{C}.) \text{ (Notes 1, 2)}$ 

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
MR, MARGIN, GPI_ Input Voltage	VIL					0.8	V
MR, MARGIN, GPI_ Input Voltage	VIH			1.4			v
MR Input Pulse Width	t <sub>MR</sub>			1			μs
MR Glitch Rejection					100		ns
MR to PO_ Delay	t <sub>DMR</sub>				2		μs
MR to VDBP Pullup Current	I <sub>MR</sub>	$V\overline{MR} = +1.4V$		5	10	15	μΑ
MARGIN to VDBP Pullup Current	IMARGIN	$V\overline{MARGIN} = +1.4V$		5	10	15	μA
GPI_ to PO_ Delay	tdgpi_				200		ns
GPI_ Pulldown Current	I <sub>GPI</sub> _	$V_{GPI_} = +0.8V$		5	10	15	μΑ
Watchdog Input Pulse Width	twdi	GPI_ configured as a	watchdog input	50			ns
	twp	Register contents (Table 26)	000	5.625	6.25	6.875	ms s
			001	22.5	25	27.5	
			010	90	100	110	
Watahdag Timesut Dariad			011	360	400	440	
Watchdog Timeout Period			100	1.44	1.6	1.76	
			101	5.76	6.4	7.04	
			110	23.04	25.6	28.16	
			111	92.16	102.4	112.64	
SERIAL INTERFACE LOGIC (SDA	A, SCL, A0,	A1)					
Logic Input Low Voltage	VIL					0.8	V
Logic Input High Voltage	VIH			2.0			V
Input Leakage Current	ILKG			-1		+1	μΑ
Output Voltage Low	V <sub>OL</sub>	I <sub>SINK</sub> = 3mA				0.4	V
Input/Output Capacitance	CI/O				10		рF

#### TIMING CHARACTERISTICS

(IN1 = GND, V<sub>IN2</sub> = +10V, V<sub>IN3</sub>-V<sub>IN6</sub> = +2.7V to +5.5V, GPI\_ = GND,  $\overline{MARGIN} = \overline{MR} = DBP$ , T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS		
TIMING CHARACTERISTICS (Figure 2)								
Serial Clock Frequency	fscl				400	kHz		
Clock Low Period	tLOW		1.3			μs		
Clock High Period	thigh		0.6			μs		
Bus-Free Time	tBUF		1.3			μs		
START Setup Time	tsu:sta		0.6			μs		
START Hold Time	thd:sta		0.6			μs		
STOP Setup Time	tsu:sto		0.6			μs		
Data-In Setup Time	tsu:dat		100			ns		
Data-In Hold Time	thd:dat		0		900	ns		
Receive SCL/SDA Minimum Rise Time	t <sub>R</sub>	(Note 5)		20 + 0.1 x C <sub>BUS</sub>		ns		
Receive SCL/SDA Maximum Rise Time	t <sub>R</sub>	(Note 5)		300		ns		
Receive SCL/SDA Minimum Fall Time	tF	(Note 5)		20 + 0.1 x C <sub>BUS</sub>		ns		
Receive SCL/SDA Maximum Fall Time	tF	(Note 5)		300		ns		
Transmit SDA Fall Time	tF	C <sub>BUS</sub> = 400pF	20 + 0.1 x C <sub>BUS</sub>		300	ns		
Pulse Width of Spike Suppressed	tsp	(Note 6)		50		ns		
EEPROM Byte Write Cycle Time	twr	(Note 7)			11	ms		

Note 1: Specifications guaranteed for the stated global conditions. The device also meets the parameters specified when  $0 < V_{IN1} < +6.5V$ , and at least one of  $V_{IN3}$  through  $V_{IN6}$  is between +2.7V and +5.5V, while the remaining  $V_{IN3}$  through  $V_{IN6}$  are between 0 and +5.5V.

Note 2: Device may be supplied from any one of IN\_, except IN2.

Note 3: The internal supply voltage, measured at ABP, equals the maximum of IN3–IN6 if  $V_{IN1} = 0$ , or equals +5.4V if  $V_{IN1} > 0$ 


+6.5V. For +4V < V<sub>IN1</sub> < +6.5V and V<sub>IN3</sub> through V<sub>IN6</sub> > +2.7V, the input that powers the device cannot be determined. **Note 4:** 100% production tested at  $T_A = +25$ °C and  $T_A = +85$ °C. Specifications at  $T_A = -40$ °C are guaranteed by design.

**Note 5:**  $C_{BUS}$  = total capacitance of one bus line in pF. Rise and fall times are measured between 0.1 x V<sub>BUS</sub> and 0.9 x V<sub>BUS</sub>.

Note 6: Input filters on SDA, SCL, A0, and A1 suppress noise spikes < 50ns.

Note 7: An additional cycle is required when writing to configuration memory for the first time.


MAX6872/MAX6873



**Typical Operating Characteristics** 

### Typical Operating Characteristics (continued)

 $(V_{IN1} = +6.5V \text{ to } +13.2V, V_{IN2} = +10V, V_{IN3}-V_{IN6} = +2.7V \text{ to } +5.5V, \text{ GPI}_= \text{GND}, \overline{\text{MARGIN}} = \overline{\text{MR}} = \text{DBP}, T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.})$ 



MAX6872/MAX6873

### **Pin Description**

PIN								
MAX6872	IN MAX6873	NAME	FUNCTION					
1	3	PO2	Programmable Output 2. Configurable, active-high, active-low, open-drain, weak pullup, or charge-pump output. PO2 pulls low with a 10 $\mu$ A internal current sink for 1V < V <sub>ABP</sub> < V <sub>UVLO</sub> . PO2 assumes its programmed conditional output state when ABP exceeds UVLO.					
2	5	PO3	Programmable Output 3. Configurable, active-high, active-low, open-drain, weak pullup (MAX6872), push-pull (MAX6873), or charge-pump (MAX6872) output. PO3 pulls low with a 10µA internal current sink for 1V < $V_{ABP}$ < $V_{UVLO}$ . PO3 assumes its programmed conditional output state when ABP exceeds UVLO.					
3	6	PO4	Programmable Output 4. Configurable, active-high, active-low, open-drain, weak pullup (MAX6872), push-pull (MAX6873), or charge-pump (MAX6872) output. PO4 pulls low with a 10µA internal current sink for 1V < $V_{ABP}$ < $V_{UVLO}$ . PO4 assumes its programmed conditional output state when ABP exceeds UVLO.					
4	4	GND	Ground					
5	7	PO5	Programmable Output 5. Configurable, active-high, active-low, open-drain, weak pullup, or push-pull output. PO5 pulls low with a 10 $\mu$ A internal current sink for 1V < V <sub>ABP</sub> < V <sub>UVLO</sub> . PO5 assumes its programmed conditional output state when ABP exceeds UVLO.					
6	_	PO6	Programmable Output 6. Configurable, active-high, active-low, open-drain, weak pullup, or push-pull output. PO6 pulls low with a 10 $\mu$ A internal current sink for 1V < V <sub>ABP</sub> < V <sub>UVLO</sub> . PO6 assumes its programmed conditional output state when ABP exceeds UVLO.					
7	_	PO7	Programmable Output 7. Configurable, active-high, active-low, open-drain, weak pullup, or push-pull output. PO7 pulls low with a 10 $\mu$ A internal current sink for 1V < V <sub>ABP</sub> < V <sub>UVLO</sub> . PO7 assumes its programmed conditional output state when ABP exceeds UVLO.					
8	_	PO8	Programmable Output 8. Configurable, active-high, active-low, open-drain, weak pullup, or push-pull output. PO8 pulls low with a 10 $\mu$ A internal current sink for 1V < V <sub>ABP</sub> < V <sub>UVLO</sub> . PO8 assumes its programmed conditional output state when ABP exceeds UVLO.					
9, 10, 23, 24	1, 8, 9, 10, 23–26, 32	N.C.	No Connection. Not internally connected.					
11	11	MARGIN	Margin Input. Configure MARGIN to either assert PO_ into a programmed state or to hold PO_ in its existing state when driving MARGIN low (see Table 7). Leave MARGIN unconnected or connect to DBP if unused. MARGIN overrides MR if both assert at the same time. MARGIN is internally pulled up to DBP through a 10µA current source.					
12	12	MR	Manual Reset Input. Configure $\overline{\text{MR}}$ to either assert PO_ into a programmed state or to have no effect on PO_ when driving $\overline{\text{MR}}$ low (see Table 6). Leave $\overline{\text{MR}}$ unconnected or connect to DBP if unused. $\overline{\text{MR}}$ is internally pulled up to DBP through a 10µA current source.					
13	13	SDA	Serial Data Input/Output (Open-Drain). SDA requires an external pullup resistor.					
14	14	SCL	Serial Clock Input. SCL requires an external pullup resistor.					
15	15	AO	Address Input 0. Address inputs allow up to four MAX6872/MAX6873 connections on one common bus. Connect A0 to GND or to the serial interface power supply.					
16	16	A1	Address Input 1. Address inputs allow up to four MAX6872/MAX6873 connections on one common bus. Connect A1 to GND or to the serial interface power supply.					

### Pin Description (continued)

PIN			
MAX6872	MAX6873	NAME	FUNCTION
17	17	GPI4	General-Purpose Logic Input 4. An internal 10µA current source pulls GPI4 to GND. Configure GPI4 to control watchdog timer functions or the programmable outputs.
18	18	GPI3	General-Purpose Logic Input 3. An internal 10µA current source pulls GPI3 to GND. Configure GPI3 to control watchdog timer functions or the programmable outputs.
19	19	GPI2	General-Purpose Logic Input 2. An internal 10µA current source pulls GPI2 to GND. Configure GPI2 to control watchdog timer functions or the programmable outputs.
20	20	GPI1	General-Purpose Logic Input 1. An internal 10µA current source pulls GPI1 to GND. Configure GPI1 to control watchdog timer functions or the programmable outputs.
21	21	ABP	Internal Power-Supply Output. Bypass ABP to GND with a 1µF ceramic capacitor. ABP powers the internal circuitry of the MAX6872/MAX6873. ABP supplies the input voltage to the internal charge pumps when the programmable outputs are configured as charge-pump outputs. Do not use ABP to supply power to external circuitry.
22	22	DBP	Internal Digital Power-Supply Output. Bypass DBP to GND with a 1µF ceramic capacitor. DBP supplies power to the EEPROM memory and the internal logic circuitry. Do not use DBP to supply power to external circuitry.
25	_	IN6	Voltage Input 6. Configure IN6 to detect voltage thresholds between 1V and 5.5V in 20mV increments, or 0.5V to 3.05V in 10mV increments. For improved noise immunity, bypass IN6 to GND with a $0.1\mu$ F capacitor installed as close to the device as possible.
26	_	IN5	Voltage Input 5. Configure IN5 to detect voltage thresholds between 1V and 5.5V in 20mV increments, or 0.5V to 3.05V in 10mV increments. For improved noise immunity, bypass IN5 to GND with a $0.1\mu$ F capacitor installed as close to the device as possible.
27	27	IN4	Voltage Input 4. Configure IN4 to detect voltage thresholds between 1V and 5.5V in 20mV increments, or 0.5V to 3.05V in 10mV increments. For improved noise immunity, bypass IN4 to GND with a $0.1\mu$ F capacitor installed as close to the device as possible.
28	28	IN3	Voltage Input 3. Configure IN3 to detect voltage thresholds between 1V and 5.5V in 20mV increments, or 0.5V to 3.05V in 10mV increments. For improved noise immunity, bypass IN3 to GND with a $0.1\mu$ F capacitor installed as close to the device as possible.
29	29	IN2	Bipolar Voltage Input 2. Configure IN2 to detect negative voltage thresholds from -2.5V to -15.25V in 50mV increments or -1.25V to -7.625V in 25mV increments. Alternatively, configure IN2 to detect positive voltage thresholds from 2.5V to 15.25V in 50mV increments or 1.25V to 7.625V in 25mV increments. For improved noise immunity, bypass IN2 to GND with a 0.1µF capacitor installed as close to the device as possible.
30	30	IN1	High-Voltage Input 1. Configure IN1 to detect voltage thresholds from 2.5V to 13.2V in 50mV increments or 1.25V to 7.625V in 25mV increments. For improved noise immunity, bypass IN1 to GND with a $0.1\mu$ F capacitor installed as close to the device as possible.
31	31	I.C.	Internal Connection. Leave unconnected.
32	2	PO1	Programmable Output 1. Configurable active-high, active-low, open-drain, weak pullup, or charge-pump output. PO1 pulls low with a weak 10µA internal current sink for 1V < $V_{ABP}$ < $V_{UVLO}$ . PO1 assumes its programmed conditional output state when ABP exceeds UVLO.
_	—	EP	Exposed Paddle. Exposed paddle is internally connected to GND.

9

MAX6872/MAX6873

### Detailed Description

The MAX6872/MAX6873 EEPROM-configurable, multivoltage supply sequencers/supervisors monitor several voltage-detector inputs and four general-purpose logic inputs, and feature programmable outputs for highly configurable, power-supply sequencing applications. The MAX6872 features six voltage-detector inputs and eight programmable outputs, while the MAX6873 features four voltage-detector inputs and five programmable outputs. Manual reset and margin disable inputs simplify board-level testing during the manufacturing process. The MAX6872/MAX6873 feature an accurate internal 1.25V reference.

All voltage detectors provide two configurable thresholds for undervoltage/overvoltage or dual undervoltage detection. One high-voltage input (IN1) provides detector threshold voltages from +1.25V to +7.625V in 25mV increments or +2.5V to +13.2V in 50mV increments.

A bipolar input (IN2) provides detector threshold voltages from  $\pm 1.25$ V to  $\pm 7.625$ V in 25mV increments, or  $\pm 2.5$ V to  $\pm 15.25$ V in 50mV increments. Positive inputs (IN3–IN6) provide detector threshold voltages from +0.5V to +3.05V in 10mV increments, or +1.0V to +5.5V in 20mV increments.

The host controller communicates with the MAX6872/ MAX6873s' internal 4kb user EEPROM, configuration EEPROM, configuration registers, and fault registers through an SMBus/I<sup>2</sup>C-compatible serial interface (see Figure 1).

Programmable output options include active-high, active-low, open-drain, weak pullup, push-pull, and charge pump. Select the charge-pump output feature to drive n-channel FETs for power-supply sequencing (see the *Applications Information* section). The outputs swing between 0 and ( $V_{ABP}$  + 5V) when configured for charge-pump operation.





Figure 1. Top-Level Block Diagram

### Functional Diagram



MAX6872/MAX6873

MAX6872/MAX6873

Program each output to assert on any voltage-detector input, general-purpose logic input, watchdog timer, manual reset, or other output stages. Programmable timing-delay blocks configure each output to wait between 25µs and 1600ms before deasserting. A fault register logs the conditions that caused each output to assert (undervoltage, overvoltage, manual reset, etc.).

The MAX6872/MAX6873 feature two watchdog timers, adding flexibility. Program each watchdog timer to assert one or more programmable outputs. Program each watchdog timer to clear on a combination of one GPI\_ input and one programmable output, one of the GPI\_ inputs only, or one of the programmable outputs only. The initial and normal watchdog timeout periods are independently programmable from 6.25ms to 102.4s.

A virtual diode-ORing scheme selects the input that powers the MAX6872/MAX6873. The MAX6872/MAX6873 derive power from IN1 if V<sub>IN1</sub> > +6.5V or from the highest voltage on IN3–IN6 if V<sub>IN1</sub> < +2.7V. The power source cannot be determined if +4V < V<sub>IN1</sub> < +6.5V and one of V<sub>IN3</sub> through V<sub>IN6</sub> > +2.7V. The programmable outputs maintain the correct programmed logic state for V<sub>ABP</sub> > V<sub>UVL0</sub>. One of IN3 through IN6 must be greater than +2.7V or IN1 must be greater than +4V for device operation.

#### Powering the MAX6872/MAX6873

The MAX6872/MAX6873 derive power from the positive voltage-detector inputs: IN1 or IN3–IN6. A virtual diode-ORing scheme selects the positive input that supplies power to the device (see the *Functional Diagram*). IN1 must be at least +4V or one of IN3–IN6 (MAX6872)/IN3–IN4 (MAX6873) must be at least +2.7V to ensure device operation. An internal LDO regulates IN1 down to +5.4V.

The highest input voltage on IN3–IN6 (MAX6872)/ IN3–IN4 (MAX6873) supplies power to the device, unless  $V_{IN1} \ge +6.5V$ , in which case IN1 supplies power to the device. For +4V <  $V_{IN1}$  < +6.5V and one of  $V_{IN3}$  through  $V_{IN6} > +2.7V$ , the input power source cannot be determined due to the dropout voltage of the LDO. Internal hysteresis ensures that the supply input that initially powered the device continues to power the device when multiple input voltages are within 50mV of each other.

ABP powers the analog circuitry; bypass ABP to GND with a 1µF ceramic capacitor installed as close to the device as possible. The internal supply voltage, measured at ABP, equals the maximum of IN3–IN6 (MAX6872)/IN3–IN4 (MAX6873) if  $V_{IN1} = 0$ , or equals +5.4V when  $V_{IN1} > +6.5V$ . Do not use ABP to provide power to external circuitry.

The MAX6872/MAX6873 also generate a digital supply voltage (DBP) for the internal logic circuitry and the EEPROM; bypass DBP to GND with a 1 $\mu$ F ceramic capacitor installed as close to the device as possible. The nominal DBP output voltage is +2.55V. Do not use DBP to provide power to external circuitry.

#### Inputs

The MAX6872/MAX6873 contain multiple logic and voltage-detector inputs. Each voltage-detector input is simultaneously monitored for primary and secondary thresholds. The primary threshold must be an undervoltage threshold. The secondary threshold may be an undervoltage or overvoltage threshold. Table 1 summarizes these various inputs.

Set the primary and secondary threshold voltages for each voltage-detector input with registers 00h–0Bh. Each primary threshold voltage must be an undervoltage threshold. Configure each secondary threshold voltage as an undervoltage or overvoltage threshold (see register 0Ch). Set the threshold range for each voltage detector with register 0Dh.

#### High-Voltage Input (IN1)

IN1 offers threshold voltages of +2.5V to +13.2V in 50mV increments, or +1.25V to +7.625V in 25mV increments. Use the following equations to set the threshold voltages for IN1:

$$x = \frac{V_{TH} - 2.5V}{0.05V}$$
 for +2.5V to +13.2V range  
$$x = \frac{V_{TH} - 1.25V}{0.025V}$$
 for +1.25V to +7.625V range

where  $V_{TH}$  is the desired threshold voltage and x is the decimal code for the desired threshold (Table 2). For the +2.5V to +13.2V range, x must equal 214 or less, otherwise the threshold exceeds the maximum operating voltage of IN1.

#### Bipolar-Voltage Input (IN2)

IN2 offers negative thresholds from -2.5V to -15.25V in 50mV increments, or from -1.25V to -7.625V in 25mV increments. Alternatively, IN2 offers positive thresholds from +2.5V to +15.25V in 50mV increments, or +1.25V to +7.625V in 25mV increments. Use the following equations to set the threshold voltages for IN2:

$$x = \frac{-(V_{TH} - 2.5V)}{0.05V}$$
 for -2.5V to -15.25V range

### Table 1. Programmable Features

FEATURE	DESCRIPTION
High-Voltage Input (IN1)	<ul> <li>Primary undervoltage threshold</li> <li>Secondary overvoltage or undervoltage threshold</li> <li>+2.5V to +13.2V threshold in 50mV increments</li> <li>+1.25V to +7.625V threshold in 25mV increments</li> </ul>
Bipolar-Voltage Input (IN2)	<ul> <li>Primary undervoltage threshold</li> <li>Secondary overvoltage or undervoltage threshold</li> <li>±2.5V to ±15.25V threshold in 50mV increments</li> <li>±1.25V to ±7.625V threshold in 25mV increments</li> </ul>
Positive-Voltage Input IN3–IN6 (MAX6872), IN3–IN4 (MAX6873)	<ul> <li>Primary undervoltage threshold</li> <li>Secondary overvoltage or undervoltage threshold</li> <li>+1V to +5.5V threshold in 20mV increments</li> <li>+0.5V to +3.05V threshold in 10mV increments</li> </ul>
Programmable Outputs PO1–PO4 (MAX6872), PO1–PO2 (MAX6873)	<ul> <li>Active high or active low</li> <li>Open-drain, weak pullup, or charge-pump output</li> <li>Weak pullup to IN3–IN6 (IN3 or IN4 for MAX6873) or ABP</li> <li>Dependent on MR, MARGIN, IN_, GPI1–GPI4, WD1 and WD2, and/or PO_</li> <li>Programmable timeout periods of 25µs, 1.5625ms, 6.25ms, 25ms, 50ms, 200ms, 400ms, or 1.6s</li> </ul>
Programmable Outputs PO5–PO8 (MAX6872), PO3–PO5 (MAX6873)	<ul> <li>Active high or active low</li> <li>Open-drain, weak pullup, or push-pull output</li> <li>Weak pullup to IN3–IN6 (IN3 or IN4 for MAX6873) or ABP</li> <li>Push-pull to IN3–IN6 (IN3 or IN4 for MAX6873)</li> <li>Dependent on MR, MARGIN, IN_, GPI1–GPI4, WD1 and WD2, and/or PO_</li> <li>Programmable timeout periods of 25µs, 1.5625ms, 6.25ms, 25ms, 50ms, 200ms, 400ms, or 1.6s</li> </ul>
General-Purpose Logic Inputs (GPI1–GPI4)	<ul> <li>Active high or active low logic levels</li> <li>Configure GPI_ as inputs to watchdog timers or programmable output stages</li> </ul>
Watchdog Timers	<ul> <li>Clear dependent on any combination of one GPI_ input and one programmable output, a GPI_ input only, or a programmable output only</li> <li>Initial watchdog timeout period of 6.25ms, 25ms, 100ms, 400ms, 1.6s, 6.4s, 25.6s, or 102.4s</li> <li>Normal watchdog timeout period of 6.25ms, 25ms, 100ms, 400ms, 1.6s, 6.4s, 25.6s, or 102.4s</li> <li>Watchdog enable/disable</li> <li>Initial watchdog timeout period enable/disable</li> </ul>
Manual Reset Input (MR)	<ul> <li>Forces PO_ into the active output state when MR = GND</li> <li>PO_ deassert after MR releases high and the PO_ timeout period expires</li> <li>PO_ cannot be a function of MR only</li> </ul>
Margining Input (MARGIN)	<ul> <li>Holds PO_ in existing state or asserts PO_ to a programmed output state, independent of changes in monitored inputs or watchdog timers, when MARGIN = GND</li> <li>Overrides MR when both assert at the same time</li> </ul>
Write Disable	Locks user EEPROM based on PO_
Configuration Lock	Locks configuration EEPROM

### Table 2. IN1 Threshold Settings

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
00h	8000h	[7:0]	IN1 primary undervoltage detector threshold (V1A) (see equations in the <i>High-Voltage Input</i> ( <i>IN1</i> ) section).
06h	8006h	[7:0]	IN1 secondary undervoltage/overvoltage detector threshold (V1B) (see equations in the <i>High-Voltage Input (IN1)</i> section).
0Ch	800Ch	[0]	IN1 secondary overvoltage/undervoltage selection: 0 = overvoltage threshold. 1 = undervoltage threshold.
0Dh	800Dh	[0]	IN1 range selection: 0 = 2.5V to 13.2V range in 50mV increments. 1 = 1.25V to 7.625V range in 25mV increments.

### Table 3. IN2 Threshold Settings

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
01h	8001h	[7:0]	IN2 primary undervoltage detector threshold (V2A) (see equations in the <i>Bipolar-Voltage Input (IN2)</i> section).
07h	8007h	[7:0]	IN2 secondary undervoltage/overvoltage detector threshold (V2B) (see equations in the <i>Bipolar-Voltage Input (IN2</i> ) section).
0Ch	800Ch	[1]	IN2 secondary overvoltage/undervoltage selection: 0 = overvoltage threshold. 1 = undervoltage threshold.
0Dh	800Dh	[7:6]	IN2 range selection: 00 = -2.5V to $-15.25V$ range in 50mV increments. 01 = -1.25V to $-7.625V$ range in 25mV increments. 10 = +2.5V to $+15.25V$ range in 50mV increments. 11 = +1.25V to $+7.625V$ range in 25mV increments.

$$x = \frac{-(V_{TH} - 1.25V)}{0.025V}$$
 for -1.25V to -7.625V range

$$x = \frac{V_{TH} - 2.5V}{0.05V}$$
 for +2.5V to +15.25V range

$$x = \frac{V_{TH} - 1.25V}{0.025V}$$
 for +1.25V to +7.625V range

where  $V_{TH}$  is the desired threshold voltage and  $\boldsymbol{x}$  is the decimal code for the desired threshold (Table 3).

#### IN3–IN6

IN3–IN6 offer positive voltage detectors monitor voltages from +1V to +5.5V in 20mV increments, or +0.5V to +3.05V in 10mV increments. Use the following equations to set the threshold voltages for IN\_:

$$x = \frac{V_{TH} - 1V}{0.02V}$$
 for +1V to +5.5V range

$$x = \frac{V_{TH} - 0.5V}{0.01V}$$
 for +0.5V to +3.05V range

where  $V_{TH}$  is the desired threshold voltage and x is the decimal code for the desired threshold (Table 4). For the +1V to +5.5V range, x must equal 225 or less, oth-



#### Table 4. IN3–IN6 Threshold Settings

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
02h	8002h	[7:0]	IN3 primary undervoltage detector threshold (V3A) (see equations in the IN3–IN6 section).
03h	8003h	[7:0]	IN4 primary undervoltage detector threshold (V4A) (see equations in the IN3–IN6 section).
04h	8004h	[7:0]	IN5 (MAX6872 only) primary undervoltage detector threshold (V5A) (see equations in the <i>IN3–IN6</i> section).
05h	8005h	[7:0]	IN6 (MAX6872 only) primary undervoltage detector threshold (V6A) (see equations in the <i>IN3–IN6</i> section).
08h	8008h	[7:0]	IN3 secondary undervoltage/overvoltage detector threshold (V3B) (see equations in the <i>IN3–IN6</i> section).
09h	8009h	[7:0]	IN4 secondary undervoltage/overvoltage detector threshold (V4B) (see equations in the <i>IN3–IN6</i> section).
0Ah	800Ah	[7:0]	IN5 (MAX6872 only) secondary undervoltage/overvoltage detector threshold (V5B) (see equations in the <i>IN3–IN6</i> section).
0Bh	800Bh	[7:0]	IN6 (MAX6872 only) secondary undervoltage/overvoltage detector threshold (V6B) (see equations in the <i>IN3–IN6</i> section).
		[2]	IN3 secondary overvoltage/undervoltage selection. 0 = overvoltage threshold. 1 = undervoltage threshold.
		[3]	IN4 secondary overvoltage/undervoltage selection. 0 = overvoltage threshold. 1 = undervoltage threshold.
0Ch	800Ch	[4]	IN5 (MAX6872 only) secondary overvoltage/undervoltage selection. 0 = overvoltage threshold. 1 = undervoltage threshold.
		[5]	IN6 (MAX6872 only) secondary overvoltage/undervoltage selection. 0 = overvoltage threshold. 1 = undervoltage threshold.
		[7:6]	Not used.
		[1]	IN3 range selection. 0 = +1V to +5.5V range in 20mV increments. $1 = +0.5V$ to +3.05V range in 10mV increments.
		[2]	IN4 range selection. 0 = +1V to +5.5V range in 20mV increments. $1 = +0.5V$ to +3.05V range in 10mV increments.
0Dh	800Dh	[3]	IN5 (MAX6872 only) range selection. 0 = +1V to +5.5V range in 20mV increments. $1 = +0.5V$ to +3.05V range in 10mV increments.
		[4]	IN6 (MAX6872 only) range selection. 0 = +1V to +5.5V range in 20mV increments. 1 = +0.5V to +3.05V range in 10mV increments.
		[5]	Not used.

erwise the threshold exceeds the maximum operating voltage of IN3–IN6.

#### GPI1–GPI4

The GPI1–GPI4 programmable logic inputs control power-supply sequencing (programmable outputs), reset/interrupt signaling, and watchdog functions (see

the Configuring the Watchdog Timers (Registers 3Ch–3Fh) section). Configure GPI1–GPI4 for active-low or active-high logic (Table 5). GPI1–GPI4 internally pull down to GND through a 10µA current sink.



#### MR

The manual reset (MR) input initiates a reset condition. Register 40h determines the programmable outputs that assert while MR is low (Table 6). All affected programmable outputs remain asserted (see the *Programmable Outputs* section) for their PO\_ timeout periods after MR releases high. An internal 10µA current source pulls MR to DBP. Leave MR unconnected or connect to DBP if unused. A programmable output cannot depend solely on MR.

#### MARGIN

MARGIN allows system-level testing while power supplies exceed the normal ranges. Registers 41h and 42h determine whether the programmable outputs assert to a predetermined state or hold the last state as MARGIN is driven low (Table 7). Drive MARGIN low to set the programmable outputs in a known state while system-level testing occurs. Leave MARGIN

Table 5. GPI1–GPI4 Active Logic States

unconnected or connect to DBP if unused. An internal 10 $\mu$ A current source pulls MARGIN to DBP. The state of each programmable output does not change while MARGIN = GND. MARGIN overrides MR if both assert at the same time.

#### Programmable Outputs

The MAX6872 features eight programmable outputs, while the MAX6873 features five programmable outputs. Selectable output-stage configurations include: active low or active high, open drain, weak pullup, push-pull, or charge pump. During power-up, the programmable outputs pull to GND with an internal 10µA current sink for 1V <  $V_{ABP} < V_{UVLO}$ . The programmable outputs remain in their active states until their respective PO\_ timeout periods expire, and all of the programmed conditions are met for each output. Any output programmed to depend on no condition always remains in its active state (Table 20). An active-high configured output is considered asserted

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
		[0]	GPI1. 0 = active low. 1 = active high.
3Bh	803Bh	[1]	GPI2. 0 = active low. 1 = active high.
JDII	003011	[2]	GPI3. 0 = active low. 1 = active high.
		[3]	GPI4. 0 = active low. 1 = active high.

#### Table 6. Programmable Output Behavior and MR

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
		[0]	PO1 (MAX6872 only). 0 = PO1 independent of $\overline{MR}$ . 1 = PO1 asserts when $\overline{MR}$ = low.
		[1]	PO2 (MAX6872 only). 0 = PO2 independent of $\overline{MR}$ . 1 = PO2 asserts when $\overline{MR}$ = low.
		[2]	PO3 (MAX6872)/PO1 (MAX6873). 0 = PO3/PO1 independent of $\overline{\text{MR}}$ . 1 = PO3/PO1 asserts when $\overline{\text{MR}}$ = low.
		[3]	PO4 (MAX6872)/PO2 (MAX6873). 0 = PO4/PO2 independent of $\overline{MR}$ . 1 = PO4/PO2 asserts when $\overline{MR}$ = low.
40h	8040h	[4]	PO5 (MAX6872)/PO3 (MAX6873). 0 = PO5/PO3 independent of $\overline{\text{MR}}$ . 1 = PO5/PO3 asserts when $\overline{\text{MR}}$ = low.
		[5]	PO6 (MAX6872)/PO4 (MAX6873). 0 = PO6/PO4 independent of $\overline{\text{MR}}$ . 1 = PO6/PO4 asserts when $\overline{\text{MR}}$ = low.
		[6]	PO7 (MAX6872)/PO5 (MAX6873). 0 = PO7/PO5 independent of $\overline{\text{MR}}$ . 1 = PO7/PO5 asserts when $\overline{\text{MR}}$ = low.
		[7]	PO8 (MAX6872 only). 0 = PO8 independent of $\overline{MR}$ . 1 = PO8 asserts when $\overline{MR}$ = low.

when that output is logic-high. No output can depend solely on  $\overline{\text{MR}}.$ 

The positive voltage monitors generate fault signals (logical 0) to the MAX6872/MAX6873s' logic array when an input voltage is below the programmed undervoltage threshold, or when that voltage is above the overvoltage threshold. The negative voltage monitor (IN2)

generates a fault signal to the logic array when the input voltage is less negative than the undervoltage threshold, or when that voltage is more negative than the overvoltage threshold.

Registers 0Eh through 3Ah and 40h configure each of the programmable outputs. Programmable timing blocks set the PO\_ timeout period from 25µs to 1600ms

Table 7. Programmable Output Behavior and MARGIN

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	AFFECTED OUTPUT	DESCRIPTION
		[0]	PO1 (MAX6872 only)	0 = output held in existing state. 1 = output asserts high or low (see 42h[0]).
		[1]	PO2 (MAX6872 only)	0 = output held in existing state. 1 = output asserts high or low (see 42h[1]).
		[2]	PO3 (MAX6872) PO1 (MAX6873)	0 = output held in existing state. 1 = output asserts high or low (see 42h[2]).
41h	8041h	[3]	PO4 (MAX6872) PO2 (MAX6873)	0 = output held in existing state. 1 = output asserts high or low (see 42h[3]).
4 111	004111	[4]	PO5 (MAX6872) PO3 (MAX6873)	0 = output held in existing state. 1 = output asserts high or low (see 42h[4]).
		[5]	PO6 (MAX6872) PO4 (MAX6873)	0 = output held in existing state. 1 = output asserts high or low (see 42h[5]).
		[6]	PO7 (MAX6872) PO5 (MAX6873)	0 = output held in existing state. 1 = output asserts high or low (see 42h[6]).
		[7]	PO8 (MAX6872 only)	0 = output held in existing state. 1 = output asserts high or low (see 42h[7]).
		[0]	PO1 (MAX6872 only)	0 = output asserts low if 41h[0] = 1. 1 = output asserts high if 41h[0] = 1.
		[1]	PO2 (MAX6872 only)	0 = output asserts low if $41h[1] = 1$ . 1 = output asserts high if $41h[1] = 1$ .
		[2]	PO3 (MAX6872) PO1 (MAX6873)	0 = output asserts low if 41h[2] = 1. 1 = output asserts high if 41h[2] = 1.
42h	8042h	[3]	PO4 (MAX6872) PO2 (MAX6873)	0 = output asserts low if 41h[3] = 1. 1 = output asserts high if 41h[3] = 1.
4211	804211	[4]	PO5 (MAX6872) PO3 (MAX6873)	0 = output asserts low if 41h[4] = 1. 1 = output asserts high if 41h[4] = 1.
		[5]	PO6 (MAX6872) PO4 (MAX6873)	0 = output asserts low if $41h[5] = 1$ . 1 = output asserts high if $41h[5] = 1$ .
		[6]	PO7 (MAX6872) PO5 (MAX6873)	0 = output asserts low if 41h[6] = 1. 1 = output asserts high if 41h[6] = 1.
		[7]	PO8 (MAX6872 only)	0 = output asserts low if $41h[7] = 1$ . 1 = output asserts high if $41h[7] = 1$ .

### Table 8. PO1 (MAX6872 Only) Output Dependency

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT	OUTPUT ASSERTION CONDITIONS
		[0]	1 = PO1 assertion depends on IN1 primary undervoltage threshold (Table 2).
		[1]	1 = PO1 assertion depends on IN2 primary undervoltage threshold (Table 3).
		[2]	1 = PO1 assertion depends on IN3 primary undervoltage threshold (Table 4).
OFh	000Eb	[3]	1 = PO1 assertion depends on IN4 primary undervoltage threshold (Table 4).
0Eh	800Eh	[4]	1 = PO1 assertion depends on IN5 primary undervoltage threshold (Table 4).
		[5]	1 = PO1 assertion depends on IN6 primary undervoltage threshold (Table 4).
		[6]	1 = PO1 assertion depends on watchdog 1 (Tables 25 and 26).
		[7]	1 = PO1 assertion depends on watchdog 2 (Tables 25 and 26).
		[0]	1 = PO1 assertion depends on IN1 secondary undervoltage/overvoltage threshold (Table 2).
	800Fh	[1]	1 = PO1 assertion depends on IN2 secondary undervoltage/overvoltage threshold (Table 3).
		[2]	1 = PO1 assertion depends on IN3 secondary undervoltage/overvoltage threshold (Table 4).
0Fh		[3]	1 = PO1 assertion depends on IN4 secondary undervoltage/overvoltage threshold (Table 4).
UIII		[4]	1 = PO1 assertion depends on IN5 secondary undervoltage/overvoltage threshold (Table 4).
		[5]	1 = PO1 assertion depends on IN6 secondary undervoltage/overvoltage threshold (Table 4).
		[6]	1 = PO1 assertion depends on GPI1 (Table 5).
		[7]	1 = PO1 assertion depends on GPI2 (Table 5).
		[0]	1 = PO1 assertion depends on GPI3 (Table 5).
		[1]	1 = PO1 assertion depends on GPI4 (Table 5).
		[2]	1 = PO1 assertion depends on PO2 (Table 9).
10h	8010h	[3]	1 = PO1 assertion depends on PO3 (Tables 10 and 11).
1011	001011	[4]	1 = PO1 assertion depends on PO4 (Tables 12 and 13).
		[5]	1 = PO1 assertion depends on PO5 (Tables 14 and 15).
		[6]	1 = PO1 assertion depends on PO6 (Tables 16 and 17).
		[7]	1 = PO1 assertion depends on PO7 (Table 18).
11h	8011h	[0]	1 = PO1 assertion depends on PO8 (Table 19).
40h	8040h	[0]	1 = PO1 asserts when $\overline{MR}$ = low (Table 6).

for each programmable output. See register 3Ah (Table 20) to set the active state (active-high or active-low) for each programmable output and registers 11h, 15h, 1Ch, 23h, 2Ah, 31h, 35h, and 39h to select the output stage types (Tables 21 and 22), and PO\_ timeout periods (Table 23) for each output.

Control selected programmable outputs with a sum of products (Tables 8–19). Each product allows a different set of conditions to assert each output. Outputs PO3 (MAX6872)/PO1 (MAX6873) and PO6 (MAX6872)/ PO4 (MAX6873) allow two sets of different conditions to assert each output. Outputs PO1 and PO2 (MAX6872 only), PO7 (MAX6872)/PO5 (MAX6873), and PO8 (MAX6872 only) allow only one set of conditions to assert each output. For example, Product 1 of the PO3 (MAX6872—Table 10) programmable output may depend on the IN1 primary undervoltage threshold, and the states of GPI1, PO1, and PO2. Write a one to R16h[0], R17h[6], and R18h[3:2] to configure Product 1 as indicated. IN1 must be above the primary undervoltage threshold (Table 2), GPI1 must be inactive (Table 5), and PO1 (Tables 8 and 20) and PO2 (Tables 10 and 21) must be in their deasserted states for Product 1 to be a logical 1. Product 1 is equivalent to the logic statement: V1A • GPI1 • PO1 • PO2.

Product 2 of PO3 (MAX6872, Table 11) may depend on an entirely different set of conditions, or the same conditions, depending on the system requirements. For example, Product 2 may depend on the IN1 undervolt-



#### Table 9. PO2 (MAX6872 Only) Output Dependency

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT	OUTPUT ASSERTION CONDITIONS
		[0]	1 = PO2 assertion depends on IN1 primary undervoltage threshold (Table 2).
		[1]	1 = PO2 assertion depends on IN2 primary undervoltage threshold (Table 3).
		[2]	1 = PO2 assertion depends on IN3 primary undervoltage threshold (Table 4).
12h	8012h	[3]	1 = PO2 assertion depends on IN4 primary undervoltage threshold (Table 4).
12[1	80120	[4]	1 = PO2 assertion depends on IN5 primary undervoltage threshold (Table 4).
		[5]	1 = PO2 assertion depends on IN6 primary undervoltage threshold (Table 4).
		[6]	1 = PO2 assertion depends on watchdog 1 (Tables 25 and 26).
	[	[7]	1 = PO2 assertion depends on watchdog 2 (Tables 25 and 26).
		[0]	1 = PO2 assertion depends on IN1 secondary undervoltage/overvoltage threshold (Table 2).
		[1]	1 = PO2 assertion depends on IN2 secondary undervoltage/overvoltage threshold (Table 3).
	8013h	[2]	1 = PO2 assertion depends on IN3 secondary undervoltage/overvoltage threshold (Table 4).
13h		[3]	1 = PO2 assertion depends on IN4 secondary undervoltage/overvoltage threshold (Table 4).
1311		[4]	1 = PO2 assertion depends on IN5 secondary undervoltage/overvoltage threshold (Table 4).
	[	[5]	1 = PO2 assertion depends on IN6 secondary undervoltage/overvoltage threshold (Table 4).
		[6]	1 = PO2 assertion depends on GPI1 (Table 5).
		[7]	1 = PO2 assertion depends on GPI2 (Table 5).
		[0]	1 = PO2 assertion depends on GPI3 (Table 5).
	[	[1]	1 = PO2 assertion depends on GPI4 (Table 5).
		[2]	1 = PO2 assertion depends on PO1 (Table 8).
14h	8014h	[3]	1 = PO2 assertion depends on PO3 (Tables 10 and 11).
14[1	801411	[4]	1 = PO2 assertion depends on PO4 (Tables 12 and 13).
		[5]	1 = PO2 assertion depends on PO5 (Tables 14 and 15).
	[	[6]	1 = PO2 assertion depends on PO6 (Tables 16 and 17).
		[7]	1 = PO2 assertion depends on PO7 (Table 18).
15h	8015h	[0]	1 = PO2 assertion depends on PO8 (Table 19).
40h	8040h	[1]	1 = PO2 asserts when $\overline{MR}$ = low (Table 6).

MAX6872/MAX6873

age threshold, and the states of GPI2 and WD1. Write ones to R19h[6, 0] and R1Ah[7] to configure Product 2 as indicated. IN1 must be above the primary undervoltage threshold (Table 2), GPI2 must be inactive (Table 5), and the WD1 timer must not have expired (Tables 25 and 26) for Product 2 to be a logical 1. Product 2 is equivalent to the logic statement: V1A • GPI2 • WD1. PO3 deasserts if either Product 1 or Product 2 is a logical 1. The logical statement: Product 1 + Product 2 determines the state of PO3. Table 8 only applies to PO1 of the MAX6872. Write a 0 to a bit to make the PO1 output independent of the respective signal (IN1–IN6 primary or secondary thresholds, WD1 or WD2, GPI1–GPI4, MR, or other programmable outputs).

Table 9 only applies to PO2 of the MAX6872. Write a 0 to a bit to make the PO2 output independent of the respective signal (IN1–IN6 primary or secondary thresholds, WD1 or WD2, GPI1–GPI4, MR, or other programmable outputs).

#### ///XI//

### Table 10. PO3 (MAX6872)/PO1 (MAX6873) Output Dependency (Product 1)

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT	OUTPUT ASSERTION CONDITIONS
		[0]	1 = PO3/PO1 assertion depends on IN1 primary undervoltage threshold (Table 2).
		[1]	1 = PO3/PO1 assertion depends on IN2 primary undervoltage threshold (Table 3).
		[2]	1 = PO3/PO1 assertion depends on IN3 primary undervoltage threshold (Table 4).
		[3]	1 = PO3/PO1 assertion depends on IN4 primary undervoltage threshold (Table 4).
16h	8016h	[4]	1 = PO3 (MAX6872 only) assertion depends on IN5 primary undervoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[5]	1 = PO3 (MAX6872 only) assertion depends on IN6 primary undervoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[6]	1 = PO3/PO1 assertion depends on watchdog 1 (Tables 25 and 26).
		[7]	1 = PO3/PO1 assertion depends on watchdog 2 (Tables 25 and 26).
		[0]	1 = PO3/PO1 assertion depends on IN1 secondary undervoltage/overvoltage threshold (Table 2).
		[1]	1 = PO3/PO1 assertion depends on IN2 secondary undervoltage/overvoltage threshold (Table 3).
		[2]	1 = PO3/PO1 assertion depends on IN3 secondary undervoltage/overvoltage threshold (Table 4).
		[3]	1 = PO3/PO1 assertion depends on IN4 secondary undervoltage/overvoltage threshold (Table 4).
17h	8017h	[4]	1 = PO3 (MAX6872 only) assertion depends on IN5 secondary undervoltage/overvoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[5]	1 = PO3 (MAX6872 only) assertion depends on IN6 secondary undervoltage/overvoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[6]	1 = PO3/PO1 assertion depends on GPI1 (Table 5).
		[7]	1 = PO3/PO1 assertion depends on GPI2 (Table 5).
		[0]	1 = PO3/PO1 assertion depends on GPI3 (Table 5).
		[1]	1 = PO3/PO1 assertion depends on GPI4 (Table 5).
		[2]	1 = PO3 (MAX6872 only) assertion depends on PO1 (Table 8). Must be set to 0 for the MAX6873.
106	00106	[3]	1 = PO3 (MAX6872 only) assertion depends on PO2 (Table 9). Must be set to 0 for the MAX6873.
18h	8018h	[4]	1 = PO3/PO1 assertion depends on PO4 (MAX6872)/PO2 (MAX6873) (Tables 12 and 13).
		[5]	1 = PO3/PO1 assertion depends on PO5 (MAX6872)/PO3 (MAX6873) (Tables 14 and 15).
		[6]	1 = PO3/PO1 assertion depends on PO6 (MAX6872)/PO4 (MAX6873) (Tables 16 and 17).
		[7]	1 = PO3/PO1 assertion depends on PO7 (MAX6872)/PO5 (MAX6873) (Table 18).
1Ch	801Ch	[0]	1 = PO3 (MAX6872 only) assertion depends on PO8 (Table 19). Must be set to 0 for the MAX6873.
40h	8040h	[2]	1 = PO3/PO1 asserts when $\overline{MR}$ = low (Table 6).

Table 10 only applies to PO3 of the MAX6872 and PO1 of the MAX6873. Write a 0 to a bit to make the PO3/PO1 output independent of the respective signal (IN\_ primary or secondary thresholds, WD1 or WD2, GPI1–GPI4, MR,

or other programmable outputs). See Table 11 for Product 2. PO3 (MAX6872)/PO1 (MAX6873) deasserts when Product 1 or Product 2 = 1.

MAX6872/MAX6873

### Table 11. PO3 (MAX6872)/PO1 (MAX6873) Output Dependency (Product 2)

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT	OUTPUT ASSERTION CONDITIONS
		[0]	1 = PO3/PO1 assertion depends on IN1 primary undervoltage threshold (Table 2).
		[1]	1 = PO3/PO1 assertion depends on IN2 primary undervoltage threshold (Table 3).
		[2]	1 = PO3/PO1 assertion depends on IN3 primary undervoltage threshold (Table 4).
		[3]	1 = PO3/PO1 assertion depends on IN4 primary undervoltage threshold (Table 4).
19h	8019h	[4]	1 = PO3 (MAX6872 only) assertion depends on IN5 primary undervoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[5]	1 = PO3 (MAX6872 only) assertion depends on IN6 primary undervoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[6]	1 = PO3/PO1 assertion depends on watchdog 1 (Tables 25 and 26).
		[7]	1 = PO3/PO1 assertion depends on watchdog 2 (Tables 25 and 26).
		[0]	1 = PO3/PO1 assertion depends on IN1 secondary undervoltage/overvoltage threshold (Table 2).
		[1]	1 = PO3/PO1 assertion depends on IN2 secondary undervoltage/overvoltage threshold (Table 3).
		[2]	1 = PO3/PO1 assertion depends on IN3 secondary undervoltage/overvoltage threshold (Table 4).
		[3]	1 = PO3/PO1 assertion depends on IN4 secondary undervoltage/overvoltage threshold (Table 4).
1Ah	801Ah	[4]	1 = PO3 (MAX6872 only) assertion depends on IN5 secondary undervoltage/overvoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[5]	1 = PO3 (MAX6872 only) assertion depends on IN6 secondary undervoltage/overvoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[6]	1 = PO3/PO1 assertion depends on GPI1 (Table 5).
		[7]	1 = PO3/PO1 assertion depends on GPI2 (Table 5).
		[0]	1 = PO3/PO1 assertion depends on GPI3 (Table 5).
		[1]	1 = PO3/PO1 assertion depends on GPI4 (Table 5).
		[2]	1 = PO3 (MAX6872 only) assertion depends on PO1 (Table 8). Must be set to 0 for the MAX6873.
1Db	801Bh	[3]	1 = PO3 (MAX6872 only) assertion depends on PO2 (Table 9). Must be set to 0 for the MAX6873.
1Bh	OUTRU	[4]	1 = PO3/PO1 assertion depends on PO4 (MAX6872)/PO2 (MAX6873) (Tables 12 and 13).
		[5]	1 = PO3/PO1 assertion depends on PO5 (MAX6872)/PO3 (MAX6873) (Tables 14 and 15).
		[6]	1 = PO3/PO1 assertion depends on PO6 (MAX6872)/PO4 (MAX6873) (Tables 16 and 17).
		[7]	1 = PO3/PO1 assertion depends on PO7 (MAX6872)/PO5 (MAX6873) (Table 18).
1Ch	801Ch	[1]	1 = PO3 (MAX6872 only) assertion depends on PO8 (Table 19). Must be set to 0 for the MAX6873.
40h	8040h	[2]	1 = PO3/PO1 asserts when $\overline{MR}$ = low (Table 6).

Table 11 only applies to PO3 of the MAX6872 and PO1 of the MAX6873. Write a 0 to a bit to make the PO3/PO1 output independent of the respective signal (IN\_ primary or secondary thresholds, WD1 or WD2, GPI1–GPI4, MR,

or other programmable outputs). See Table 10 for Product 1. PO3 (MAX6872)/PO1 (MAX6873) deasserts when Product 1 or Product 2 = 1.

### Table 12. PO4 (MAX6872)/PO2 (MAX6873) Output Dependency (Product 1)

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT	OUTPUT ASSERTION CONDITIONS
		[0]	1 = PO4/PO2 assertion depends on IN1 primary undervoltage threshold (Table 2).
		[1]	1 = PO4/PO2 assertion depends on IN2 primary undervoltage threshold (Table 3).
		[2]	1 = PO4/PO2 assertion depends on IN3 primary undervoltage threshold (Table 4).
		[3]	1 = PO4/PO2 assertion depends on IN4 primary undervoltage threshold (Table 4).
1Dh	801Dh	[4]	1 = PO4 (MAX6872 only) assertion depends on IN5 primary undervoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[5]	1 = PO4 (MAX6872 only) assertion depends on IN6 primary undervoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[6]	1 = PO4/PO2 assertion depends on watchdog 1 (Tables 25 and 26).
		[7]	1 = PO4/PO2 assertion depends on watchdog 2 (Tables 25 and 26).
		[0]	1 = PO4/PO2 assertion depends on IN1 secondary undervoltage/overvoltage threshold (Table 2).
		[1]	1 = PO4/PO2 assertion depends on IN2 secondary undervoltage/overvoltage threshold (Table 3).
		[2]	1 = PO4/PO2 assertion depends on IN3 secondary undervoltage/overvoltage threshold (Table 4).
		[3]	1 = PO4/PO2 assertion depends on IN4 secondary undervoltage/overvoltage threshold (Table 4).
1Eh	801Eh	[4]	1 = PO4 (MAX6872 only) assertion depends on IN5 secondary undervoltage/overvoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[5]	1 = PO4 (MAX6872 only) assertion depends on IN6 secondary undervoltage/overvoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[6]	1 = PO4/PO2 assertion depends on GPI1 (Table 5).
		[7]	1 = PO4/PO2 assertion depends on GPI2 (Table 5).
		[0]	1 = PO4/PO2 assertion depends on GPI3 (Table 5).
		[1]	1 = PO4/PO2 assertion depends on GPI4 (Table 5).
		[2]	1 = PO4 (MAX6872 only) assertion depends on PO1 (Table 8). Must be set to 0 for the MAX6873.
1Fh	801Fh	[3]	1 = PO4 (MAX6872 only) assertion depends on PO2 (Table 9). Must be set to 0 for the MAX6873.
1611	001F11	[4]	1 = PO4/PO2 assertion depends on PO3 (MAX6872)/PO1 (MAX6873) (Tables 10 and 11).
		[5]	1 = PO4/PO2 assertion depends on PO5 (MAX6872)/PO3 (MAX6873) (Tables 14 and 15).
		[6]	1 = PO4/PO2 assertion depends on PO6 (MAX6872)/PO4 (MAX6873) (Tables 16 and 17).
		[7]	1 = PO4/PO2 assertion depends on PO7 (MAX6872)/PO5 (MAX6873) (Table 18).
23h	8023h	[0]	1 = PO4 (MAX6872 only) assertion depends on PO8 (Table 19). Must be set to 0 for the MAX6873.
40h	8040h	[3]	1 = PO4/PO2 asserts when $\overline{MR}$ = low (Table 6).

Table 12 only applies to PO4 of the MAX6872 and PO2 of the MAX6873. Write a 0 to a bit to make the PO4/PO2 output independent of the respective signal (IN\_ primary or secondary thresholds, WD1 or WD2, GPI1–GPI4, MR,

or other programmable outputs). See Table 13 for Product 2. PO4 (MAX6872)/PO2 (MAX6873) deasserts when Product 1 or Product 2 = 1.

### Table 13. PO4 (MAX6872)/PO2 (MAX6873) Output Dependency (Product 2)

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT	OUTPUT ASSERTION CONDITIONS
		[0]	1 = PO4/PO2 assertion depends on IN1 primary undervoltage threshold (Table 2).
		[1]	1 = PO4/PO2 assertion depends on IN2 primary undervoltage threshold (Table 3).
		[2]	1 = PO4/PO2 assertion depends on IN3 primary undervoltage threshold (Table 4).
		[3]	1 = PO4/PO2 assertion depends on IN4 primary undervoltage threshold (Table 4).
20h	8020h	[4]	1 = PO4 (MAX6872 only) assertion depends on IN5 primary undervoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[5]	1 = PO4 (MAX6872 only) assertion depends on IN6 primary undervoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[6]	1 = PO4/PO2 assertion depends on watchdog 1 (Tables 25 and 26).
		[7]	1 = PO4/PO2 assertion depends on watchdog 2 (Tables 25 and 26).
		[0]	1 = PO4/PO2 assertion depends on IN1 secondary undervoltage/overvoltage threshold (Table 2).
		[1]	1 = PO4/PO2 assertion depends on IN2 secondary undervoltage/overvoltage threshold (Table 3).
		[2]	1 = PO4/PO2 assertion depends on IN3 secondary undervoltage/overvoltage threshold (Table 4).
		[3]	1 = PO4/PO2 assertion depends on IN4 secondary undervoltage/overvoltage threshold (Table 4).
21h	8021h	[4]	1 = PO4 (MAX6872 only) assertion depends on IN5 secondary undervoltage/overvoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[5]	1 = PO4 (MAX6872 only) assertion depends on IN6 secondary undervoltage/overvoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[6]	1 = PO4/PO2 assertion depends on GPI1 (Table 5).
		[7]	1 = PO4/PO2 assertion depends on GPI2 (Table 5).
		[0]	1 = PO4/PO2 assertion depends on GPI3 (Table 5).
		[1]	1 = PO4/PO2 assertion depends on GPI4 (Table 5).
		[2]	1 = PO4 (MAX6872 only) assertion depends on PO1 (Table 8). Must be set to 0 for the MAX6873.
22h	8022h	[3]	1 = PO4 (MAX6872 only) assertion depends on PO2 (Table 9). Must be set to 0 for the MAX6873.
2211	002211	[4]	1 = PO4/PO2 assertion depends on PO3 (MAX6872)/PO1 (MAX6873) (Tables 10 and 11).
		[5]	1 = PO4/PO2 assertion depends on PO5 (MAX6872)/PO3 (MAX6873) (Tables 14 and 15).
		[6]	1 = PO4/PO2 assertion depends on PO6 (MAX6872)/PO4 (MAX6873) (Tables 16 and 17).
		[7]	1 = PO4/PO2 assertion depends on PO7 (MAX6872)/PO5 (MAX6873) (Table 18).
23h	8023h	[1]	1 = PO4 (MAX6872 only) assertion depends on PO8 (Table 19). Must be set to 0 for the MAX6873.
40h	8040h	[3]	1 = PO4/PO2 asserts when $\overline{MR}$ = low (Table 6).

Table 13 only applies to PO4 of the MAX6872 and PO2 of the MAX6873. Write a 0 to a bit to make the PO4/PO2 output independent of the respective signal (IN\_ primary or secondary thresholds, WD1 or WD2, GPI1 to GPI4,

 $\overline{\text{MR}}$ , or other programmable outputs). See Table 12 for Product 1. PO4 (MAX6872)/PO2 (MAX6873) deasserts when Product 1 or Product 2 = 1.

### Table 14. PO5 (MAX6872)/PO3 (MAX6873) Output Dependency (Product 1)

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT	OUTPUT ASSERTION CONDITIONS
		[0]	1 = PO5/PO3 assertion depends on IN1 primary undervoltage threshold (Table 2).
		[1]	1 = PO5/PO3 assertion depends on IN2 primary undervoltage threshold (Table 3).
		[2]	1 = PO5/PO3 assertion depends on IN3 primary undervoltage threshold (Table 4).
		[3]	1 = PO5/PO3 assertion depends on IN4 primary undervoltage threshold (Table 4).
24h	8024h	[4]	1 = PO5 (MAX6872 only) assertion depends on IN5 primary undervoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[5]	1 = PO5 (MAX6872 only) assertion depends on IN6 primary undervoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[6]	1 = PO5/PO3 assertion depends on watchdog 1 (Tables 25 and 26).
		[7]	1 = PO5/PO3 assertion depends on watchdog 2 (Tables 25 and 26).
		[0]	1 = PO5/PO3 assertion depends on IN1 secondary undervoltage/overvoltage threshold (Table 2).
		[1]	1 = PO5/PO3 assertion depends on IN2 secondary undervoltage/overvoltage threshold (Table 3).
	8025h	[2]	1 = PO5/PO3 assertion depends on IN3 secondary undervoltage/overvoltage threshold (Table 4).
		[3]	1 = PO5/PO3 assertion depends on IN4 secondary undervoltage/overvoltage threshold (Table 4).
25h		[4]	1 = PO5 (MAX6872 only) assertion depends on IN5 secondary undervoltage/overvoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[5]	1 = PO5 (MAX6872 only) assertion depends on IN6 secondary undervoltage/overvoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[6]	1 = PO5/PO3 assertion depends on GPI1 (Table 5).
		[7]	1 = PO5/PO3 assertion depends on GPI2 (Table 5).
		[0]	1 = PO5/PO3 assertion depends on GPI3 (Table 5).
		[1]	1 = PO5/PO3 assertion depends on GPI4 (Table 5).
		[2]	1 = PO5 (MAX6872 only) assertion depends on PO1 (Table 8). Must be set to 0 for the MAX6873.
26h	8026h	[3]	1 = PO5 (MAX6872 only) assertion depends on PO2 (Table 9). Must be set to 0 for the MAX6873.
2011	002011	[4]	1 = PO5/PO3 assertion depends on PO3 (MAX6872)/PO1 (MAX6873) (Tables 10 and 11).
		[5]	1 = PO5/PO3 assertion depends on PO4 (MAX6872)/PO2 (MAX6873) (Tables 12 and 13).
	[	[6]	1 = PO5/PO3 assertion depends on PO6 (MAX6872)/PO4 (MAX6873) (Tables 16 and 17).
		[7]	1 = PO5/PO3 assertion depends on PO7 (MAX6872)/PO5 (MAX6873) (Table 18).
2Ah	802Ah	[0]	1 = PO5 (MAX6872 only) assertion depends on PO8 (Table 19). Must be set to 0 for the MAX6873.
40h	8040h	[4]	1 = PO5/PO3 asserts when $\overline{MR}$ = low (Table 6).

Table 14 only applies to PO5 of the MAX6872 and PO3 of the MAX6873. Write a 0 to a bit to make the PO5/PO3 output independent of the respective signal (IN\_ primary or secondary thresholds, WD1 or WD2, GPI1–GPI4, MR,

or other programmable outputs). See Table 15 for Product 2. PO5 (MAX6872)/PO3 (MAX6873) deasserts when Product 1 or Product 2 = 1.

### Table 15. PO5 (MAX6872)/PO3 (MAX6873) Output Dependency (Product 2)

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT	OUTPUT ASSERTION CONDITIONS
		[0]	1 = PO5/PO3 assertion depends on IN1 primary undervoltage threshold (Table 2).
		[1]	1 = PO5/PO3 assertion depends on IN2 primary undervoltage threshold (Table 3).
		[2]	1 = PO5/PO3 assertion depends on IN3 primary undervoltage threshold (Table 4).
		[3]	1 = PO5/PO3 assertion depends on IN4 primary undervoltage threshold (Table 4).
27h	8027h	[4]	1 = PO5 (MAX6872 only) assertion depends on IN5 primary undervoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[5]	1 = PO5 (MAX6872 only) assertion depends on IN6 primary undervoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[6]	1 = PO5/PO3 assertion depends on watchdog 1 (Tables 25 and 26).
		[7]	1 = PO5/PO3 assertion depends on watchdog 2 (Tables 25 and 26).
		[0]	1 = PO5/PO3 assertion depends on IN1 secondary undervoltage/overvoltage threshold (Table 2).
		[1]	1 = PO5/PO3 assertion depends on IN2 secondary undervoltage/overvoltage threshold (Table 3).
		[2]	1 = PO5/PO3 assertion depends on IN3 secondary undervoltage/overvoltage threshold (Table 4).
		[3]	1 = PO5/PO3 assertion depends on IN4 secondary undervoltage/overvoltage threshold (Table 4).
28h	8028h	[4]	1 = PO5 (MAX6872 only) assertion depends on IN5 secondary undervoltage/overvoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[5]	1 = PO5 (MAX6872 only) assertion depends on IN6 secondary undervoltage/overvoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[6]	1 = PO5/PO3 assertion depends on GPI1 (Table 5).
		[7]	1 = PO5/PO3 assertion depends on GPI2 (Table 5).
		[0]	1 = PO5/PO3 assertion depends on GPI3 (Table 5).
		[1]	1 = PO5/PO3 assertion depends on GPI4 (Table 5).
		[2]	1 = PO5 (MAX6872 only) assertion depends on PO1 (Table 8). Must be set to 0 for the MAX6873.
29h	8029h	[3]	1 = PO5 (MAX6872 only) assertion depends on PO2 (Table 9). Must be set to 0 for the MAX6873.
2911	002911	[4]	1 = PO5/PO3 assertion depends on PO3 (MAX6872)/PO1 (MAX6873) (Tables 10 and 11).
		[5]	1 = PO5/PO3 assertion depends on PO4 (MAX6872)/PO2 (MAX6873) (Tables 12 and 13).
		[6]	1 = PO5/PO3 assertion depends on PO6 (MAX6872)/PO4 (MAX6873) (Tables 16 and 17).
		[7]	1 = PO5/PO3 assertion depends on PO7 (MAX6872)/PO5 (MAX6873) (Table 18).
3Bh	803Bh	[4]	1 = PO5 (MAX6872 only) assertion depends on PO8 (Table 19). Must be set to 0 for the MAX6873.
40h	8040h	[4]	1 = PO5/PO3 asserts when $\overline{MR}$ = low (Table 6).

Table 15 only applies to PO5 of the MAX6872 and PO3 of the MAX6873. Write a 0 to a bit to make the PO5/PO3 output independent of the respective signal (IN\_ primary or secondary thresholds, WD1 or WD2, GPI1–GPI4, MR,

or other programmable outputs). See Table 14 for Product 1. PO5 (MAX6872)/PO3 (MAX6873) deasserts when Product 1 or Product 2 = 1.

### Table 16. PO6 (MAX6872)/PO4 (MAX6873) Output Dependency (Product 1)

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT	OUTPUT ASSERTION CONDITIONS
		[0]	1 = PO6/PO4 assertion depends on IN1 primary undervoltage threshold (Table 2).
		[1]	1 = PO6/PO4 assertion depends on IN2 primary undervoltage threshold (Table 3).
		[2]	1 = PO6/PO4 assertion depends on IN3 primary undervoltage threshold (Table 4).
		[3]	1 = PO6/PO4 assertion depends on IN4 primary undervoltage threshold (Table 4).
2Bh	802Bh	[4]	1 = PO6 (MAX6872 only) assertion depends on IN5 primary undervoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[5]	1 = PO6 (MAX6872 only) assertion depends on IN6 primary undervoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[6]	1 = PO6/PO4 assertion depends on watchdog 1 (Tables 25 and 26).
		[7]	1 = PO6/PO4 assertion depends on watchdog 2 (Tables 25 and 26).
		[0]	1 = PO6/PO4 assertion depends on IN1 secondary undervoltage/overvoltage threshold (Table 2).
		[1]	1 = PO6/PO4 assertion depends on IN2 secondary undervoltage/overvoltage threshold (Table 3).
	802Ch	[2]	1 = PO6/PO4 assertion depends on IN3 secondary undervoltage/overvoltage threshold (Table 4).
		[3]	1 = PO6/PO4 assertion depends on IN4 secondary undervoltage/overvoltage threshold (Table 4).
2Ch		[4]	1 = PO6 (MAX6872 only) assertion depends on IN5 secondary undervoltage/overvoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[5]	1 = PO6 (MAX6872 only) assertion depends on IN6 secondary undervoltage/overvoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[6]	1 = PO6/PO4 assertion depends on GPI1 (Table 5).
		[7]	1 = PO6/PO4 assertion depends on GPI2 (Table 5).
		[0]	1 = PO6/PO4 assertion depends on GPI3 (Table 5).
		[1]	1 = PO6/PO4 assertion depends on GPI4 (Table 5).
		[2]	1 = PO6 (MAX6872 only) assertion depends on PO1 (Table 8). Must be set to 0 for the MAX6873.
2Dh	802Dh	[3]	1 = PO6 (MAX6872 only) assertion depends on PO2 (Table 9). Must be set to 0 for the MAX6873.
ZUII	002011	[4]	1 = PO6/PO4 assertion depends on PO3 (MAX6872)/PO1 (MAX6873) (Tables 10 and 11).
		[5]	1 = PO6/PO4 assertion depends on PO4 (MAX6872)/PO2 (MAX6873) (Tables 12 and 13).
		[6]	1 = PO6/PO4 assertion depends on PO5 (MAX6872)/PO3 (MAX6873) (Tables 14 and 15).
		[7]	1 = PO6/PO4 assertion depends on PO7 (MAX6872)/PO5 (MAX6873) (Table 18).
31h	8031h	[0]	1 = PO6 (MAX6872 only) assertion depends on PO8 (Table 19). Must be set to 0 for the MAX6873.
40h	8040h	[5]	1 = PO6/PO4 asserts when $\overline{MR}$ = low (Table 6).

Table 16 only applies to PO6 of the MAX6872 and PO4 of the MAX6873. Write a 0 to a bit to make the PO6/PO4 output independent of the respective signal (IN\_ primary or secondary thresholds, WD1 or WD2, GPI1–GPI4,  $\overline{MR}$ ,

or other programmable outputs). See Table 17 for Product 2. PO6 (MAX6872)/PO4 (MAX6873) deasserts when Product 1 or Product 2 = 1.

### Table 17. PO6 (MAX6872)/PO4 (MAX6873) Output Dependency (Product 2)

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT	OUTPUT ASSERTION CONDITIONS
		[0]	1 = PO6/PO4 assertion depends on IN1 primary undervoltage threshold (Table 2).
		[1]	1 = PO6/PO4 assertion depends on IN2 primary undervoltage threshold (Table 3).
		[2]	1 = PO6/PO4 assertion depends on IN3 primary undervoltage threshold (Table 4).
		[3]	1 = PO6/PO4 assertion depends on IN4 primary undervoltage threshold (Table 4).
2Eh	802Eh	[4]	1 = PO6 (MAX6872 only) assertion depends on IN5 primary undervoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[5]	1 = PO6 (MAX6872 only) assertion depends on IN6 primary undervoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[6]	1 = PO6/PO4 assertion depends on watchdog 1 (Tables 25 and 26).
		[7]	1 = PO6/PO4 assertion depends on watchdog 2 (Tables 25 and 26).
		[0]	1 = PO6/PO4 assertion depends on IN1 secondary undervoltage/overvoltage threshold (Table 2).
		[1]	1 = PO6/PO4 assertion depends on IN2 secondary undervoltage/overvoltage threshold (Table 3).
		[2]	1 = PO6/PO4 assertion depends on IN3 secondary undervoltage/overvoltage threshold (Table 4).
		[3]	1 = PO6/PO4 assertion depends on IN4 secondary undervoltage/overvoltage threshold (Table 4).
2Fh	802Fh	[4]	1 = PO6 (MAX6872 only) assertion depends on IN5 secondary undervoltage/overvoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[5]	1 = PO6 (MAX6872 only) assertion depends on IN6 secondary undervoltage/overvoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[6]	1 = PO6/PO4 assertion depends on GPI1 (Table 5).
		[7]	1 = PO6/PO4 assertion depends on GPI2 (Table 5).
		[0]	1 = PO6/PO4 assertion depends on GPI3 (Table 5).
		[1]	1 = PO6/PO4 assertion depends on GPI4 (Table 5).
		[2]	1 = PO6 (MAX6872 only) assertion depends on PO1 (Table 8). Must be set to 0 for the MAX6873.
30h	8030h	[3]	1 = PO6 (MAX6872 only) assertion depends on PO2 (Table 9). Must be set to 0 for the MAX6873.
3011	003011	[4]	1 = PO6/PO4 assertion depends on PO3 (MAX6872)/PO1 (MAX6873) (Tables 10 and 11).
		[5]	1 = PO6/PO4 assertion depends on PO4 (MAX6872)/PO2 (MAX6873) (Tables 12 and 13).
		[6]	1 = PO6/PO4 assertion depends on PO5 (MAX6872)/PO3 (MAX6873) (Tables 14 and 15).
		[7]	1 = PO6/PO4 assertion depends on PO7 (MAX6872)/PO5 (MAX6873) (Table 18).
3Bh	803Bh	[5]	1 = PO6 (MAX6872 only) assertion depends on PO8 (Table 19). Must be set to 0 for the MAX6873.
40h	8040h	[5]	1 = PO6/PO4 asserts when $\overline{MR}$ = low (Table 6).

Table 17 only applies to PO6 of the MAX6872 and PO4 of the MAX6873. Write a 0 to a bit to make the PO6/PO4 output independent of the respective signal (IN\_ primary or secondary thresholds, WD1 or WD2, GPI1–GPI4, MR,

or other programmable outputs). See Table 16 for Product 1. PO6 (MAX6872)/PO4 (MAX6873) deasserts when Product 1 or Product 2 = 1.

### Table 18. PO7 (MAX6872)/PO5 (MAX6873) Output Dependency

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT	OUTPUT ASSERTION CONDITIONS
		[0]	1 = PO7/PO5 assertion depends on IN1 primary undervoltage threshold (Table 2).
		[1]	1 = PO7/PO5 assertion depends on IN2 primary undervoltage threshold (Table 3).
		[2]	1 = PO7/PO5 assertion depends on IN3 primary undervoltage threshold (Table 4).
		[3]	1 = PO7/PO5 assertion depends on IN4 primary undervoltage threshold (Table 4).
32h	8032h	[4]	1 = PO7 (MAX6872 only) assertion depends on IN5 primary undervoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[5]	1 = PO7 (MAX6872 only) assertion depends on IN6 primary undervoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[6]	1 = PO7/PO5 assertion depends on watchdog 1 (Tables 25 and 26).
		[7]	1 = PO7/PO5 assertion depends on watchdog 2 (Tables 25 and 26).
		[0]	1 = PO7/PO5 assertion depends on IN1 secondary undervoltage/overvoltage threshold (Table 2).
		[1]	1 = PO7/PO5 assertion depends on IN2 secondary undervoltage/overvoltage threshold (Table 3).
		[2]	1 = PO7/PO5 assertion depends on IN3 secondary undervoltage/overvoltage threshold (Table 4).
		[3]	1 = PO7/PO5 assertion depends on IN4 secondary undervoltage/overvoltage threshold (Table 4).
33h	8033h	[4]	1 = PO7 (MAX6872 only) assertion depends on IN5 secondary undervoltage/overvoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[5]	1 = PO7 (MAX6872 only) assertion depends on IN6 secondary undervoltage/overvoltage threshold (Table 4). Must be set to 0 for the MAX6873.
		[6]	1 = PO7/PO5 assertion depends on GPI1 (Table 5).
		[7]	1 = PO7/PO5 assertion depends on GPI2 (Table 5).
		[0]	1 = PO7/PO5 assertion depends on GPI3 (Table 5).
		[1]	1 = PO7/PO5 assertion depends on GPI4 (Table 5).
		[2]	1 = PO7 (MAX6872 only) assertion depends on PO1 (Table 8). Must be set to 0 for the MAX6873.
246	00246	[3]	1 = PO7 (MAX6872 only) assertion depends on PO2 (Table 9). Must be set to 0 for the MAX6873.
34h	8034h	[4]	1 = PO7/PO5 assertion depends on PO3 (MAX6872)/PO1 (MAX6873) (Tables 10 and 11).
		[5]	1 = PO7/PO5 assertion depends on PO4 (MAX6872)/PO2 (MAX6873) (Tables 12 and 13).
	[	[6]	1 = PO7/PO5 assertion depends on PO5 (MAX6872)/PO3 (MAX6873) (Tables 14 and 15).
		[7]	1 = PO7/PO5 assertion depends on PO6 (MAX6872)/PO4 (MAX6873) (Tables 16 and 17).
35h	8035h	[0]	1 = PO7 (MAX6872 only) assertion depends on PO8 (Table 19). Must be set to 0 for the MAX6873.
40h	8040h	[6]	1 = PO7 asserts when $\overline{MR}$ = low (Table 6).

Table 18 only applies to PO7 of the MAX6872 and PO5 of the MAX6873. Write a 0 to a bit to make the PO7/PO5 output independent of the respective signal (IN\_ primary

or secondary thresholds, WD1 or WD2, GPI1–GPI4,  $\overline{\text{MR}},$  or other programmable outputs).

MAX6872/MAX6873

### Table 19. PO8 (MAX6872 only) Output Dependency

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT	OUTPUT ASSERTION CONDITIONS
		[0]	1 = PO8 assertion depends on IN1 primary undervoltage threshold (Table 2).
		[1]	1 = PO8 assertion depends on IN2 primary undervoltage threshold (Table 3).
		[2]	1 = PO8 assertion depends on IN3 primary undervoltage threshold (Table 4).
36h	8036h	[3]	1 = PO8 assertion depends on IN4 primary undervoltage threshold (Table 4).
3011	803011	[4]	1 = PO8 assertion depends on IN5 primary undervoltage threshold (Table 4).
		[5]	1 = PO8 assertion depends on IN6 primary undervoltage threshold (Table 4).
		[6]	1 = PO8 assertion depends on watchdog 1 (Tables 25 and 26).
		[7]	1 = PO8 assertion depends on watchdog 2 (Tables 25 and 26).
		[0]	1 = PO8 assertion depends on IN1 secondary undervoltage/overvoltage threshold (Table 2).
		[1]	1 = PO8 assertion depends on IN2 secondary undervoltage/overvoltage threshold (Table 3).
		[2]	1 = PO8 assertion depends on IN3 secondary undervoltage/overvoltage threshold (Table 4).
37h	8037h	[3]	1 = PO8 assertion depends on IN4 secondary undervoltage/overvoltage threshold (Table 4).
3711	803711	[4]	1 = PO8 assertion depends on IN5 secondary undervoltage/overvoltage threshold (Table 4).
		[5]	1 = PO8 assertion depends on IN6 secondary undervoltage/overvoltage threshold (Table 4).
		[6]	1 = PO8 assertion depends on GPI1 (Table 5).
		[7]	1 = PO8 assertion depends on GPI2 (Table 5).
		[0]	1 = PO8 assertion depends on GPI3 (Table 5).
		[1]	1 = PO8 assertion depends on GPI4 (Table 5).
		[2]	1 = PO8 assertion depends on PO1 (Table 8).
38h	8038h	[3]	1 = PO8 assertion depends on PO2 (Table 9).
2011	003011	[4]	1 = PO8 assertion depends on PO3 (Tables 10 and 11).
		[5]	1 = PO8 assertion depends on PO4 (Tables 12 and 13).
		[6]	1 = PO8 assertion depends on PO5 (Tables 14 and 15).
		[7]	1 = PO8 assertion depends on PO6 (Tables 16 and 17).
39h	8039h	[0]	1 = PO8 assertion depends on PO7 (Table 18).
40h	8040h	[7]	1 = PO8 asserts when $\overline{MR}$ = low (Table 6).

MAX6872/MAX6873

Table 19 only applies to PO8 of the MAX6872. Write a 0 to a bit to make the PO8 output independent of the respective signal (IN1–IN6 primary or secondary thresholds, WD1 or WD2, GPI1–GPI4, MR, or other programmable outputs).

#### **Output Stage Configurations**

Independently program each programmable output as active high or active low (Table 20). Additionally, program each programmable output as weak pullup, pushpull, open-drain, or charge pump (Tables 21 and 22). Every programmable output can be configured as open-drain or weak pullup; however, only PO1–PO4 (MAX6872) or PO1–PO2 (MAX6873) can be configured as charge-pump outputs, and only PO5–PO8 (MAX6872) or PO3–PO5 (MAX6873) can be configured as push-pull outputs. Finally, set the PO\_ timeout period for each programmable output (Table 23).

An internal 10k $\Omega$  resistor provides the pullup resistance for outputs configured as weak pullup stages. Program each weak pullup output stage to refer to ABP or one of the IN3–IN6 inputs. The programmable outputs source up to 10mA and sink up to 4mA when configured as pushpull stages. Program each push-pull output stage to reference to one of IN3–IN6. PO1–PO4 (MAX6872)/ PO1–PO2 (MAX6873) pull to V<sub>ABP</sub> + 5V when configured as charge-pump outputs.



### Table 20. Programmable Output Active States

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
		[0]	PO1 (MAX6872 only). 0 = active low, 1 = active high.
		[1]	PO2 (MAX6872 only). 0 = active low, 1 = active high.
		[2]	PO3 (MAX6872)/PO1 (MAX6873). 0 = active low, 1 = active high.
246	00246	[3]	PO4 (MAX6872)/PO2 (MAX6873). 0 = active low, 1 = active high.
3Ah	803Ah	[4]	PO5 (MAX6872)/PO3 (MAX6873). 0 = active low, 1 = active high.
		[5]	PO6 (MAX6872)/PO4 (MAX6873). 0 = active low, 1 = active high.
		[6]	PO7 (MAX6872)/PO5 (MAX6873). 0 = active low, 1 = active high.
		[7]	PO8 (MAX6872 only). 0 = active low, 1 = active high.

### Table 21. Programmable Output Stage Options (MAX6872)

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	AFFECTED OUTPUT	DESCRIPTION
11h	8011h	[6:4]	PO1         PO2         000 = open drain, 001 = weak pullup to IN3, 010 = weak pullup to IN4, 011 = weak pullup to IN5, 100 = weak pullup to IN6, 101 = weak pullup to ABP, 110 = charge-pump output, 111 = not used.	
15h	8015h	[6:4]	PO2	
1Ch	801Ch	[7:5]	PO2000 = open drain, 001 = weak pullup to IN3, 010 = weak pullup to IN4,011 = weak pullup to IN5, 100 = weak pullup to IN6, 101 = weak pullup to	
23h	8023h	[7:5]	PO4	
2Ah	802Ah	[7:4]	PO5	0000 = open drain 0001 = weak pullup to IN3 0010 = weak pullup to IN4
31h	8031h	[7:4]	PO6	DESCRIPTION         000 = open drain, 001 = weak pullup to IN3, 010 = weak pullup to IN4, 011 = weak pullup to IN5, 100 = weak pullup to IN6, 101 = weak pullup to ABP, 110 = charge-pump output, 111 = not used.         0000 = open drain, 0001 = weak pullup to IN3, 0010 = weak pullup to IN4, 0011 = weak pullup to IN5, 0100 = weak pullup to IN6, 0101 = weak pullup to IN5, 0100 = weak pullup to IN6, 0101 = weak pullup to IN5, 0100 = weak pullup to IN6, 0101 = weak pullup to IN5, 0100 = weak pullup to IN6, 0101 = weak pullup to IN5, 0100 = weak pullup to IN6, 0101 = weak pullup to IN5, 0100 = weak pullup to IN6, 0101 = weak pullup to IN5, 0100 = weak pullup to IN6, 0101 = weak pullup to IN5, 0100 = weak pullup to IN6, 0101 = weak pullup to IN5, 0100 = weak pullup to IN6, 0101 = weak pullup to IN5, 0100 = weak pullup to IN6, 0101 = weak pullup to IN5, 0100 = weak pullup to IN6, 0101 = weak pullup to IN5, 0100 = weak pullup to IN6, 0101 = weak pullup to IN5, 0100 = weak pullup to IN6, 0101 = weak pullup to IN5, 0100 = weak pullup to IN6, 0101 = weak pullup to IN5, 0100 = weak pullup to IN6, 0101 = weak pullup to IN5, 0100 = weak pullup to IN6, 0101 = weak pullup to IN5, 0100 = weak pullup to IN6, 0101 = weak pullup to IN5, 0100 = weak pullup to IN5
35h	8035h	[7:4]	PO7	ABP, 0110 = push-pull to IN3, 0111 = push-pull to IN4, 1000 = push-pull to
39h	8039h	[7:4]	PO8	IN5, 1001 = push-pull to IN6, 1010–1111 = not used.

### Table 22. Programmable Output Stage Options (MAX6873)

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	AFFECTED OUTPUT	DESCRIPTION
1Ch	801Ch	[7:5]	PO1	000 = open drain, 001 = weak pullup to IN3, 010 = weak pullup to IN4,
23h	8023h	[7:5]	PO1000 = open drain, 001 = weak pullup to IN3, 010 = weak pullup to IN4, 011-100 = not used, 101 = weak pullup to ABP, 110 = charge-pump ou 111 = not used.PO2111 = not used.	
2Ah	802Ah	[7:4]	PO3	0000 = open drain, 0001 = weak pullup to IN3, 0010 = weak pullup to IN4,
31h	8031h	[7:4]	PO4	0011–0100 = not used, 0101 = weak pullup to ABP, 0110 = push-pull to IN3,
35h	8035h	[7:4]	PO5	0111 = push-pull to IN4, 1000–1111 = not used.

/N/IXI/N

DECODIDITION	OUTPUTS	AFFECTED		EEPROM	REGISTER
DESCRIPTION	MAX6873	MAX6872	BIT RANGE	MEMORY ADDRESS	ADDRESS
	_	PO1	[3:1]	8011h	11h
$000 = 25 \mu s$	—	PO2	[3:1]	8015h	15h
001 = 1.5625ms 010 = 6.25ms	PO1	PO3	[4:2]	801Ch	1Ch
011 = 25 ms	PO2	PO4	[4:2]	8023h	23h
100 = 50ms	PO3	PO5	[3:1]	802Ah	2Ah
101 = 200 ms	PO4	PO6	[3:1]	8031h	31h
110 = 400ms 111 = 1600ms	PO5	PO7	[3:1]	8035h	35h
	_	PO8	[3:1]	8039h	39h

#### Table 23. PO\_ Timeout Periods

#### Charge-Pump Output Configuration

Configure the programmable outputs of the MAX6872/ MAX6873 as charge-pump outputs to drive n-channel FETs for power-supply sequencing applications. Only PO1–PO4 (MAX6872) or PO1 and PO2 (MAX6873) can be configured as charge-pump output stages. The charge-pump output high voltage is typically VABP +5.5V when unloaded.

#### Push-Pull Output Configuration

The MAX6872/MAX6873s' programmable outputs sink 4mA and source 10mA when configured as push-pull outputs. Only PO5–PO8 (MAX6872) or PO3–PO5 (MAX6873) can be configured as push-pull output stages. The push-pull output stages refer to any of IN3–IN6 (MAX6872)/IN3–IN4 (MAX6873) as configured in Tables 21 and 22. Use the push-pull output configuration to drive loads with fast rise/fall times, or those with low impedance.

#### Weak Pullup Output Configuration

The MAX6872/MAX6873s' programmable outputs sink 4mA when configured as weak pullups. The weak pullup of 10k $\Omega$  refers to any of IN3–IN6 (MAX6872)/IN3–IN4 (MAX6873) or ABP as configured in Tables 21 and 22. All programmable outputs of the MAX6872/MAX6873 may be configured as weak pullups.

#### **Open-Drain Output Configuration**

Connect an external pullup resistor from the programmable output to an external voltage when configured as an open-drain output. PO1–PO4 (PO1 and PO2 for the MAX6873) may be pulled up to +13.2V. PO5–PO8 (PO3–PO5 for the MAX6873) may be pulled up to a voltage less than or equal to ABP. Choose the pullup resistor depending on the number of devices connected to the open-drain output and the allowable current consumption. The open-drain output configuration



allows wire-ORed connections, and provides flexibility in setting the pullup current.

#### Configuring the MAX6872/MAX6873

The MAX6872/MAX6873 factory-default configuration sets all EEPROM registers to 00h except register 3Ah, which is set to FFh. This configuration sets all of the programmable outputs as active high, open drain (putting all outputs into high-impedance states until the device is reconfigured by the user). Each device requires configuration before full power is applied to the system. To configure the MAX6872/MAX6873, first apply an input voltage to IN1 or one of IN3-IN6 (MAX6872)/IN3-IN4 (MAX6873) (see the Powering the MAX6872/MAX6873 section). V<sub>IN1</sub> > +4V or one of V<sub>IN3</sub>-V<sub>IN6</sub> > +2.7V, to ensure device operation. Next, transmit data through the serial interface. Use the block write protocol to quickly configure the device. Write to the configuration registers first to ensure the device is configured properly. After completing the setup procedure, use the read word protocol to verify the data from the configuration registers. Lastly, use the write word protocol to write this data to the EEPROM registers. After completing EEPROM register configuration, apply full power to the system to begin normal operation. The non-volatile EEPROM stores the latest configuration upon removal of power. Write zeros to all EEPROM registers to clear the memory.

#### Software Reboot

A software reboot allows the user to restore the EEPROM configuration to the volatile registers without cycling the power supplies. Use the send byte command with data byte 88h to initiate a software reboot. The 3.5ms (max) power-up delay also applies after a software reboot.

#### SMBus/I<sup>2</sup>C-Compatible Serial Interface

The MAX6872/MAX6873 feature an I<sup>2</sup>C/SMBus-compatible serial interface consisting of a serial data line (SDA) and a serial clock line (SCL). SDA and SCL allow bidirectional communication between the MAX6872/MAX6873 and the master device at clock rates up to 400kHz. Figure 2 shows the interface timing diagram. The MAX6872/MAX6873 are transmit/receive slave-only devices, relying upon a master device to generate a clock signal. The master device (typically a microcontroller) initiates data transfer on the bus and generates SCL to permit that transfer.

A master device communicates to the MAX6872/ MAX6873 by transmitting the proper address followed by command and/or data words. Each transmit sequence is framed by a START (S) or REPEATED START (SR) condition and a STOP (P) condition. Each word transmitted over the bus is 8 bits long and is always followed by an acknowledge pulse.

SCL is a logic input, while SDA is a logic input/opendrain output. SCL and SDA both require external pullup resistors to generate the logic-high voltage. Use  $4.7 k\Omega$ for most applications.

#### **Bit Transfer**

Each clock pulse transfers one data bit. The data on SDA must remain stable while SCL is high (Figure 3), otherwise the MAX6872/MAX6873 register a START or STOP condition (Figure 4) from the master. SDA and SCL idle high when the bus is not busy.




Figure 2. Serial-Interface Timing Details




Figure 3. Bit Transfer




Figure 4. Start and Stop Conditions

#### Start and Stop Conditions

Both SCL and SDA idle high when the bus is not busy. A master device signals the beginning of a transmission with a START (S) condition (Figure 4) by transitioning SDA from high to low while SCL is high. The master device issues a STOP (P) condition (Figure 4) by transitioning SDA from low to high while SCL is high. A STOP condition frees the bus for another transmission. The bus remains active if a REPEATED START condition is generated, such as in the block read protocol (see Figure 7).

#### Early STOP Conditions

The MAX6872/MAX6873 recognize a STOP condition at any point during transmission except if a STOP condition occurs in the same high pulse as a START condition. This condition is not a legal I<sup>2</sup>C format. At least one clock pulse must separate any START and STOP conditions.

#### Repeated START Conditions

A REPEATED START (SR) condition may indicate a change of data direction on the bus. Such a change occurs when a command word is required to initiate a read operation (see Figure 7). SR may also be used when the bus master is writing to several I<sup>2</sup>C devices and does not want to relinquish control of the bus. The MAX6872/MAX6873 serial interface supports continuous write operations with or without an SR condition separating them. Continuous read operations require SR conditions because of the change in direction of data flow.

The acknowledge bit (ACK) is the 9th bit attached to any 8-bit data word. The receiving device always generates an ACK. The MAX6872/MAX6873 generate an ACK when receiving an address or data by pulling SDA low during the 9th clock period (Figure 5). When transmitting data, such as when the master device reads data back from the MAX6872/MAX6873, the MAX6872/MAX6873 wait for the master device to generate an ACK. Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if the receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master should reattempt communication at a later time. The MAX6872/MAX6873 generate a NACK after the slave address during a software reboot, while writing to the EEPROM, or when receiving an illegal memory address.

#### Slave Address

Acknowledge

The MAX6872/MAX6873 slave address conforms to the following table:

SA7 (MSB)	SA6	SA5	SA4	SA3	SA2	SA1	SA0 (LSB)
1	0	1	0	A1	A0	Х	R/W

X = Don't care.




Figure 5. Acknowledge

SA7 through SA4 represent the standard interface address (1010) for devices with EEPROM. SA3 and SA2 correspond to the A1 and A0 address inputs of the MAX6872/MAX6873 (hard-wired as logic-low or logichigh). SA0 is a read/write flag bit (0 = write, 1 = read).

The A0 and A1 address inputs allow up to four MAX6872/MAX6873 devices to connect to one bus. Connect A0 and A1 to GND or to the serial interface power supply (see Figure 6).

The send byte protocol allows the master device to send one byte of data to the slave device (see Figure 7). The send byte presets a register pointer address for a subsequent read or write. The slave sends a NACK instead of an ACK if the master tries to send an address that is not allowed. If the master sends 80h, 81h, or 82h, the data is ACK. This could be start of the write byte/word protocol, and the slave expects at least one further data byte. If the master sends a stop condition, the internal address pointer does not change. If the master sends 84h, this signifies that the block read protocol is expected, and a repeated start condition should follow. The device reboots if the master sends 88h. The send byte procedure follows:

- 1) The master sends a start condition.
- 2) The master sends the 7-bit slave address and a write bit (low).
- 3) The addressed slave asserts an ACK on SDA.
- 4) The master sends an 8-bit data byte.
- 5) The addressed slave asserts an ACK on SDA.
- 6) The master sends a stop condition.

#### Send Byte

The write byte/word protocol allows the master device to write a single byte in the register bank, preset an EEPROM (configuration or user) address for a subsequent read, or to write a single byte to the configuration or user EEPROM (see Figure 7). The write byte/word procedure follows:

Write Byte/Word

- The master sends a start condition.
- The master sends the 7-bit slave address and a 2) write bit (low).
- 3) The addressed slave asserts an ACK on SDA.
- The master sends an 8-bit command code.
- 5) The addressed slave asserts an ACK on SDA.
- 6) The master sends an 8-bit data byte.
- 7) The addressed slave asserts an ACK on SDA.
- 8) The master sends a stop condition or sends another 8-bit data byte.
- 9) The addressed slave asserts an ACK on SDA.

10) The master sends a stop condition.

To write a single byte to the register bank, only the 8-bit command code and a single 8-bit data byte are sent. The command code must be in the range of 00h to 45h. The data byte is written to the register bank if the command code is valid. The slave generates a NACK at step 5 if the command code is invalid.

To preset an EEPROM (configuration or user) address for a subsequent read, the 8-bit command code and a single 8-bit data byte are sent. The command code must be 80h if the write is to be directed into the configuration EEPROM, or 81h or 82h, if the write is to be




Figure 6. Slave Address

/N/IXI/N

S	ADDRESS	WR	ACK	DATA	ACK	Р		S	ADDRESS	WR	ACK	COMM	IAND	ACK	DATA	ACK	DATA	ACK	Ρ	
	7 bits	0		8 bits		F			7 bits	0		8 b	its		8 bits		8 bits			
	Slave Address- Data Byte-presets the equivalent to chip- internal address pointer. select line of a 3- wire interface.						1 1	Slave Address- equivalent to chip- select line of a 3- wire interface. EEPROM Wire interface. Command Byte- MSB of the EEPROM byte is the actual data. wire interface. Wire interface.						ss. Seco						
ECI	EIVE BYTE FO	RMAT					1 1	WRITE E	BYTE FORM	IAT	_									
S	ADDRESS	WR	ACK	DATA	ACK	Р		S	ADDRESS	WR	/	ACK	COM	MAND	ACK	DA	TA A	ACK	Р	
	7 bits	1		8 bits					7 bits	0			8	bits		8 t	oits			
.00	Slave Address equivalent to c select line of a wire interface.	chip- 1 3-	the r the l byte	Byte-read: egister com ast read byt transmission ndent on a	nmanded e or write on. Also	by e			Slave Addres equivalent to select line of wire interfact	chip- a 3-		5		and Byte register <i>r</i> ritten.	_	regist byte i 50h. 81h, d	f the con If the con If the co or 82h, the ts the LS	a goes in the com mand is mmand i ne data b B of an E	mand below s 80h, yte	1
S	ADDRESS	5 1	VR /	ск сом	MMAND	ACK	BYTE COUNT= N	ACK	DATA BY	TE AC	CK [	DATA BY	TE A	кСК	DATA BYT N	E AC	CK	þ		
	7 bits		0		83h		8 bits		8 bits	;		8 bits			8 bits	Т				
	Slave Addre: equivalent to select line of wire interfac	o chip- f a 3- e.						- <b>I</b>	Data Byte command		es into ti	ne regist	er set b	y the						
L0(	ADDRESS	WR A	CK C	OMMAND	ACK	SR	ADDRESS	WR	ACK CO	BYTE JNT= 16	ACK	DATA	BYTE 1	ACK	DATA BY	TE AC	CK DA	TA BYTE N	ACK	Γ
				84h			7 bits	1		10h	T	8 t	oits		8 bits			8 bits		ſ
S	7 bits	0						1				to the rea	nister s	et hv the	<u> </u>				1	L
	7 bits Slave Address equivalent to o select line of a wire interface.	S chip- a 3-	prep for b	mand Byte- ares device lock ation.	-	e s	lave Address- quivalent to ch elect line of a ire interface.	nip-		yte–data and byte.	goes in	io ine rei	gistors	er by th						

Figure 7. SMBus/I<sup>2</sup>C Protocols

MAX6872/MAX6873

directed into the user EEPROM. If the command code is 80h, the data byte must be in the range of 00h to 45h. If the command code is 81h or 82h, the data byte can be 00h to FFh. A NACK is generated in step 7 if none of the above conditions are true.

To write a single byte of data to the user or configuration EEPROM, the 8-bit command code and a single 8-bit data byte are sent. The following 8-bit data byte is written to the addressed EEPROM location.

**Block Write** The block write protocol allows the master device to write a block of data (1 to 16 bytes) to the EEPROM or to the register bank (see Figure 7). The destination address must already be set by the send byte or write byte protocol and the command code must be 83h. If the number of bytes to be written causes the address pointer to exceed 45h for the configuration register or configuration EEPROM, the address pointer stays at 45h, overwriting this memory address with the remaining bytes of data. The last data byte sent is stored at register address 45h. If the number of bytes to be written exceeds the address pointer FFh for the user EEP-ROM, the address pointer loops back to 00h, and continues writing bytes until all data is written. The block write procedure follows:

- 1) The master sends a start condition.
- 2) The master sends the 7-bit slave address and a write bit (low).
- 3) The addressed slave asserts an ACK on SDA.
- 4) The master sends the 8-bit command code for block write (83h).
- 5) The addressed slave asserts an ACK on SDA.
- 6) The master sends the 8-bit byte count (1 to 16 bytes) N.
- 7) The addressed slave asserts an ACK on SDA.
- 8) The master sends 8 bits of data.
- 9) The addressed slave asserts an ACK on SDA.
- 10) Repeat steps 8 and 9 one time.
- 11) The master generates a stop condition.

#### Receive Byte

The receive byte protocol allows the master device to read the register content of the MAX6872/MAX6873 (see Figure 7). The EEPROM or register address must be preset with a send byte or write word protocol first. Once the read is complete, the internal pointer increases by one. Repeating the receive byte protocol reads the contents of the next address. The receive byte procedure follows:

1) The master sends a start condition.

- 2) The master sends the 7-bit slave address and a read bit (high).
- 3) The addressed slave asserts an ACK on SDA.
- 4) The slave sends 8 data bits.
- 5) The master asserts a NACK on SDA.
- 6) The master generates a stop condition.

#### Block Read

The block read protocol allows the master device to read a block of 16 bytes from the EEPROM or register bank (see Figure 7). Read fewer than 16 bytes of data by issuing an early STOP condition from the master, or by generating a NACK with the master. The send byte or write byte protocol predetermines the destination address with a command code of 84h. The block read procedure follows:

- 1) The master sends a start condition.
- 2) The master sends the 7-bit slave address and a write bit (low).
- 3) The addressed slave asserts an ACK on SDA.
- The master sends 8 bits of the block read command (84h).
- 5) The slave asserts an ACK on SDA, unless busy.
- 6) The master generates a repeated start condition.
- 7) The master sends the 7-bit slave address and a read bit (high).
- 8) The slave asserts an ACK on SDA.
- 9) The slave sends the 8-bit byte count (16).
- 10) The master asserts an ACK on SDA.
- 11) The slave sends 8 bits of data.
- 12) The master asserts an ACK on SDA.
- 13) Repeat steps 8 and 9 fifteen times.
- 14) The master generates a stop condition.

#### Address Pointers

Use the send byte protocol to set the register address pointers before read and write operations. For the configuration registers, valid address pointers range from 00h to 45h. Register addresses outside of this range result in a NACK being issued from the MAX6872/ MAX6873. When using the block write protocol, the address pointer automatically increments after each data byte, except when the address pointer is already at 45h. If the address pointer is already 45h, and more data bytes are being sent, these subsequent bytes overwrite address 45h repeatedly, leaving only the last data byte sent stored at this register address.



For the configuration EEPROM, valid address pointers range from 8000h to 8045h. Registers 8046h to 804Fh are reserved and should not be overwritten. Register addresses from 8050h to 80FFh return a NACK from the MAX6872/MAX6873. When using the block write protocol, the address pointer automatically increments after each data byte, except when the address pointer is already at 8045h. If the address pointer is already 8045h, and more data bytes are being sent, these subsequent bytes overwrite address 8045h repeatedly, leaving only the last data byte sent stored at this register address.

For the user EEPROM, valid address pointers range from 8100h to 81FFh and 8200h to 82FFh. Block write and block read protocols allow the address pointer to reset (to 8100h or 8200h) when attempting to write or read beyond 81FFh or 82FFh.

#### **Configuration EEPROM**

The configuration EEPROM addresses range from 8000h to 8045h. Write data to the configuration EEPROM to automatically set up the MAX6872/MAX6873 upon powerup. Data transfers from the configuration EEPROM to the configuration registers when ABP exceeds UVLO during power-up or after a software reboot. After ABP exceeds UVLO, an internal 1MHz clock starts after a 5µs delay, and data transfer begins. Data transfer disables access to the configuration registers and EEPROM. The data transfer from EEPROM to configuration registers takes 3.5ms (max). Read configuration EEPROM data at any time after power-up or software reboot. Write commands to the configuration EEPROM are allowed at any time after power-up or software reboot, unless the configuration lock bit is set (see Table 28). The maximum cycle time to write a single byte is 11ms (max).

#### **User EEPROM**

The 512 byte user EEPROM addresses range from 8100h to 82FFh (see Figure 8). Store software-revision data, board-revision data, and other data in these registers. The maximum cycle time to write a single byte is 11ms (max).

#### Configuration Register Bank and EEPROM

The configuration registers can be directly modified by the serial interface without modifying the EEPROM after the power-up procedure terminates and the configuration EEPROM data has been loaded into the configuration register bank. Use the write byte or block write protocols to write directly to the configuration registers. Changes to the configuration registers take effect immediately and are lost upon power removal.

At device power-up, the register bank loads configuration data from the EEPROM. Configuration data may be directly altered in the register bank during application development, allowing maximum flexibility. Transfer the new configuration data, byte by byte, to the configuration EEPROM with the write byte protocol. The next device power-up or software reboot automatically loads the new configuration.

#### Configuring the Watchdog Timers (Registers 3Ch–3Fh)

A watchdog timer monitors microprocessor ( $\mu$ P) software execution for a stalled condition and resets the  $\mu$ P if it stalls. The output of a watchdog timer (one of the

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	READ/ WRITE	DESCRIPTION
00h	8000h	R/W	IN1 primary undervoltage detector threshold (Table 2)
01h	8001h	R/W	IN2 primary undervoltage detector threshold (Table 3)
02h	8002h	R/W	IN3 primary undervoltage detector threshold (Table 4)
03h	8003h	R/W	IN4 primary undervoltage detector threshold (Table 4)
04h	8004h	R/W	IN5 primary undervoltage detector threshold (MAX6872 only) (Table 4)
05h	8005h	R/W	IN6 primary undervoltage detector threshold (MAX6872 only) (Table 4)
06h	8006h	R/W	IN1 secondary undervoltage/overvoltage detector threshold (Table 2).
07h	8007h	R/W	IN2 secondary undervoltage/overvoltage detector threshold (Table 3)
08h	8008h	R/W	IN3 secondary undervoltage/overvoltage detector threshold (Table 4)
09h	8009h	R/W	IN4 secondary undervoltage/overvoltage detector threshold (Table 4)
0Ah	800Ah	R/W	IN5 secondary undervoltage/overvoltage detector threshold (MAX6872 only) (Table 4)

#### Table 24. Register Map

# Table 24. Register Map (continued)

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	READ/ WRITE	DESCRIPTION
0Bh	800Bh	R/W	IN6 secondary undervoltage/overvoltage detector threshold (MAX6872 only) (Table 4)
0Ch	800Ch	R/W	Secondary undervoltage/overvoltage selection (Tables 2, 4)
0Dh	800Dh	R/W	Threshold range selection (Tables 2, 3, 4)
0Eh	800Eh	R/W	PO1 (MAX6872 only) input selection (Table 8)
0Fh	800Fh	R/W	PO1 (MAX6872 only) input selection (Table 8)
10h	8010h	R/W	PO1 (MAX6872 only) input selection (Table 8)
11h	8011h	R/W	PO1 (MAX6872 only) input selection, PO_ timeout period, and output type selection (Tables 8, 21, and 23)
12h	8012h	R/W	PO2 (MAX6872 only) input selection (Table 9)
13h	8013h	R/W	PO2 (MAX6872 only) input selection (Table 9)
14h	8014h	R/W	PO2 (MAX6872 only) input selection (Table 9)
15h	8015h	R/W	PO2 (MAX6872 only) input selection, PO_ timeout period, and output type selection (Tables 9, 21, and 23)
16h	8016h	R/W	PO3 (MAX6872)/PO1 (MAX6873) input selection—Product 1 (Table 10)
17h	8017h	R/W	PO3 (MAX6872)/PO1 (MAX6873) input selection—Product 1 (Table 10)
18h	8018h	R/W	PO3 (MAX6872)/PO1 (MAX6873) input selection—Product 1 (Table 10)
19h	8019h	R/W	PO3 (MAX6872)/PO1 (MAX6873) input selection—Product 2 (Table 11)
1Ah	801Ah	R/W	PO3 (MAX6872)/PO1 (MAX6873) input selection—Product 2 (Table 11)
1Bh	801Bh	R/W	PO3 (MAX6872)/PO1 (MAX6873) input selection—Product 2 (Table 11)
1Ch	801Ch	R/W	PO3 (MAX6872)/PO1 (MAX6873) input selection—Products 1 and 2, PO_ timeout period, and output type selection (Tables 10, 11, 21, 22, and 23)
1Dh	801Dh	R/W	PO4 (MAX6872)/PO2 (MAX6873) input selection—Product 1 (Table 12)
1Eh	801Eh	R/W	PO4 (MAX6872)/PO2 (MAX6873) input selection—Product 1 (Table 12)
1Fh	801Fh	R/W	PO4 (MAX6872)/PO2 (MAX6873) input selection—Product 1 (Table 12)
20h	8020h	R/W	PO4 (MAX6872)/PO2 (MAX6873) input selection—Product 2 (Table 13)
21h	8021h	R/W	PO4 (MAX6872)/PO2 (MAX6873) input selection—Product 2 (Table 13)
22h	8022h	R/W	PO4 (MAX6872)/PO2 (MAX6873) input selection—Product 2 (Table 13)
23h	8023h	R/W	PO4 (MAX6872)/PO2 (MAX6873) input selection—Products 1 and 2, PO_ timeout period, and output type selection (Tables 12, 13, 21, 22, and 23)
24h	8024h	R/W	PO5 (MAX6872)/PO3 (MAX6873) input selection—Product 1 (Table 14)
25h	8025h	R/W	PO5 (MAX6872)/PO3 (MAX6873) input selection—Product 1 (Table 14)
26h	8026h	R/W	PO5 (MAX6872)/PO3 (MAX6873) input selection—Product 1 (Table 14)
27h	8027h	R/W	PO5 (MAX6872)/PO3 (MAX6873) input selection—Product 2 (Table 15)
28h	8028h	R/W	PO5 (MAX6872)/PO3 (MAX6873) input selection—Product 2 (Table 15)
29h	8029h	R/W	PO5 (MAX6872)/PO3 (MAX6873) input selection—Product 2 (Table 15)
2Ah	802Ah	R/W	PO5 (MAX6872)/PO3 (MAX6873) input selection—Products 1 and 2, PO_ timeout period, and output type selection (Tables 14, 21, 22, and 23)
2Bh	802Bh	R/W	PO6 (MAX6872)/PO4 (MAX6873) input selection—Product 1 (Table 16)
2Ch	802Ch	R/W	PO6 (MAX6872)/PO4 (MAX6873) input selection—Product 1 (Table 16)


# Table 24. Register Map (continued)

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	READ/ WRITE	DESCRIPTION
2Dh	802Dh	R/W	PO6 (MAX6872)/PO4 (MAX6873) input selection—Product 1 (Table 16)
2Eh	802Eh	R/W	PO6 (MAX6872)/PO4 (MAX6873) input selection—Product 2 (Table 17)
2Fh	802Fh	R/W	PO6 (MAX6872)/PO4 (MAX6873) input selection—Product 2 (Table 17)
30h	8030h	R/W	PO6 (MAX6872)/PO4 (MAX6873) input selection—Product 2 (Table 17)
31h	8031h	R/W	PO6 (MAX6872)/PO4 (MAX6873) input selection—Products 1 and 2, PO_ timeout period, and output type selection (Tables 16, 21, 22, and 23)
32h	8032h	R/W	PO7 (MAX6872)/PO5 (MAX6873) input selection (Table 18)
33h	8033h	R/W	PO7 (MAX6872)/PO5 (MAX6873) input selection (Table 18)
34h	8034h	R/W	PO7 (MAX6872)/PO5 (MAX6873) input selection (Table 18)
35h	8035h	R/W	PO7 (MAX6872)/PO5 (MAX6873) input selection, PO_ timeout period, and output type selection (Tables 18, 21, 22, and 23)
36h	8036h	R/W	PO8 (MAX6872 only) input selection (Table 19)
37h	8037h	R/W	PO8 (MAX6872 only) input selection (Table 19)
38h	8038h	R/W	PO8 (MAX6872 only) input selection (Table 19)
39h	8039h	R/W	PO8 (MAX6872 only) input selection, PO_ timeout period, and output type selection (Tables 19, 21, 22, and 23)
3Ah	803Ah	R/W	Programmable output polarity (active high/active low) (Table 20)
3Bh	803Bh	R/W	GPI_ input polarity, PO5, PO6 (Tables 5, 15, and 17)
3Ch	803Ch	R/W	WD1 input selection and timeout enable (Table 25)
3Dh	803Dh	R/W	WD1 initial and normal timeout duration (Table 26)
3Eh	803Eh	R/W	WD2 input selection and timeout enable (Table 25)
3Fh	803Fh	R/W	WD2 initial and normal timeout duration (Table 26)
40h	8040h	R/W	MR input and programmable output behavior (Table 6)
41h	8041h	R/W	MARGIN and programmable output behavior (Table 7)
42h	8042h	R/W	Programmable output state with MARGIN assertion (Table 7)
43h	8043h	R/W	User EEPROM write disable (Table 29)
44h	8044h	R/W	Set to 0
45h	8045h	R/W	Configuration lock (Table 28)
46h	8046h	_	Reserved. Should not be overwritten.
47h	8047h	_	Reserved. Should not be overwritten.
48h	8048h	_	Reserved. Should not be overwritten.
49h	8049h		Reserved. Should not be overwritten.
4Ah	804Ah		Reserved. Should not be overwritten.
4Bh	804Bh		Reserved. Should not be overwritten.
4Ch	804Ch	_	Reserved. Should not be overwritten.
4Dh	804Dh	_	Reserved. Should not be overwritten.
4Eh	804Eh		Reserved. Should not be overwritten.
4Fh	804Fh		Reserved. Should not be overwritten.



# Table 24. Register Map (continued)

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	READ/ WRITE	DESCRIPTION
50h	_	R	Reserved. Should not be overwritten.
51h	_	R	Reserved. Should not be overwritten.
52h	_	R	Reserved. Should not be overwritten.
53h	_	R	Reserved. Should not be overwritten.
54h	_	R	Reserved. Should not be overwritten.
55h	_	R	Reserved. Should not be overwritten.
56h	_	R	Reserved. Should not be overwritten.
57h	_	R	Reserved. Should not be overwritten.
58h	_	R	Reserved. Should not be overwritten.
59h	_	R	Reserved. Should not be overwritten.
5Ah	_	R	Reserved. Should not be overwritten.
5Bh	_	R	Reserved. Should not be overwritten.
5Ch	_	R	Reserved. Should not be overwritten.
5Dh	_	R	Reserved. Should not be overwritten.
5Eh	_	R	Reserved. Should not be overwritten.
5Fh		R	Reserved. Should not be overwritten.
60h	_	R	Fault flags for IN1–IN6 (primary thresholds) (Table 27)
61h	_	R	Fault flags for IN1–IN6 (secondary thresholds) (Table 27)
62h	_	R	Fault flags for WD_, GPI_, and $\overline{\text{MR}}$ (Table 27)



programmable outputs) connects to the reset input or a nonmaskable interrupt of the  $\mu\text{P}.$ 

Registers 3Ch–3Fh configure the watchdog functionality of the MAX6872/MAX6873. Program each watchdog timer to assert one or more programmable outputs (see Tables 8–19). Program each watchdog timer to reset on one of the GPI\_ inputs, one of the programmable outputs, or a combination of one GPI\_ input and one programmable output.

Each watchdog timer features independent initial and normal watchdog timeout periods. The initial watchdog timeout period applies immediately after power-up, after a reset event takes place, or after enabling the watchdog timer. The initial watchdog timeout period allows the  $\mu$ P to perform its initialization process. If no pulse occurs during the initial watchdog timeout period, the  $\mu$ P is taking too long to initialize, indicating a potential problem.

The normal watchdog timeout period applies in every other cycle after the initial watchdog timeout period occurs. The normal watchdog timeout period monitors a pulsed output of the  $\mu$ P that indicates when normal

processor behavior occurs. If no pulse occurs during the normal watchdog timeout period, this indicates that the processor has stopped operating or is stuck in an infinite execution loop.

Disable or enable each initial timeout period through registers 3Ch and 3Eh. Registers 3Dh and 3Fh program the initial and normal watchdog timeout periods, and enable or disable each watchdog timer. See Tables 25 and 26 for a summary of the watchdog behavior.

#### Fault Detector

Registers 60h–62h store all fault conditions, including undervoltage, overvoltage, GPI\_, and watchdog timer faults (see Table 27). Fault registers are read-only and lose contents upon power removal. The first read command from the fault registers after power-up gives invalid data. Any MR assertion writes to the fault register. Reading the fault register clears all fault flags. Both GPI\_ and WD\_ bits assert if any of the GPI\_ inputs are configured as watchdog inputs (WD\_) and a watchdog fault occurs.

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
		[1:0]	Watchdog Input Selection: 00 = GPI1 01 = GPI2 10 = GPI3 11 = GPI4
3Ch (watchdog 1) 3Eh (watchdog 2)	803Ch (watchdog 1) 803Eh (watchdog 2)	[4:2]	Watchdog Internal Input Selection: 000 = PO1 (MAX6872), not used (MAX6873) 001 = PO2 (MAX6872), not used (MAX6873) 010 = PO3 (MAX6872), PO1 (MAX6873) 011 = PO4 (MAX6872), PO2 (MAX6873) 100 = PO5 (MAX6872), PO3 (MAX6873) 101 = PO6 (MAX6872), PO4 (MAX6873) 110 = PO7 (MAX6872), PO5 (MAX6873) 111 = PO8 (MAX6872), not used (MAX6873)
		[6:5]	Watchdog Dependency on Inputs: 00 = 11 = Watchdog clear depends on both GPI_from 3Ch[1:0] (watchdog 1) or 3Eh[1:0] (watchdog 2) and PO_from 3Ch[4:2] (watchdog 1) or 3Eh[4:2] (watchdog 2). 01 = watchdog clear depends only on PO_from 3Ch[4:2] (watchdog 1) or 3Eh[4:2] (watchdog 2). 10 = watchdog clear depends only on GPI_from 3Ch[1:0] (watchdog 1) or 3Eh[1:0] (watchdog 2).
		[7]	Initial Watchdog Timeout Period Enable: 0 = Disables initial watchdog timeout period (normal watchdog timeout period not affected). 1 = Enables initial watchdog timeout period.

## Table 25. Watchdog Inputs (Addresses 3Ch (Watchdog 1), 3Eh (Watchdog 2))

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
		[2:0]	Normal Watchdog Timeout Period: 000 = 6.25ms 001 = 25ms 010 = 100ms 011 = 400ms 100 = 1.6s 101 = 6.4s 110 = 25.6s 111 = 102.4s Initial Watchdog Timeout Period (Immediately following power-up, rese event, or enabling watchdog):
3Dh (watchdog 1) 3Fh (watchdog 2)	803Dh (watchdog 1) 803Fh (watchdog 2)	[5:3]	$\begin{array}{l} 000 = 6.25  \text{ms} \\ 001 = 25  \text{ms} \\ 010 = 100  \text{ms} \\ 011 = 400  \text{ms} \\ 100 = 1.6  \text{s} \\ 101 = 6.4  \text{s} \\ 110 = 25.6  \text{s} \\ 111 = 102.4  \text{s} \end{array}$
		[6]	Watchdog Enable: 0 = Disables watchdog timer 1 = Enables watchdog timer
		[7]	Not Used

# Table 26. Watchdog Timeout Period Selection (Addresses 3Dh (Watchdog 1), 3Fh (Watchdog 2))

#### **Configuration Lock**

Lock the configuration register bank and configuration EEPROM contents after initial programming by setting the lock bit high (see Table 28). Locking the configuration prevents write operations to all registers except the configuration lock register. Clear the lock bit to reconfigure the device.

#### Write Disable

A unique write disable feature protects the MAX6872/ MAX6873 from inadvertent user EEPROM writes. As input voltages that power the serial interface, a  $\mu$ P, or any other writing devices fall, unintentional data may be written onto the data bus. The user EEPROM write disable function (see Table 29) ensures that unintentional data does not corrupt the MAX6872/MAX6873 EEP-ROM data.

## \_Applications Information

#### Configuration Download at Power-Up

The configuration of the MAX6872/MAX6873 (undervoltage/overvoltage thresholds, PO\_ timeout periods, watchdog behavior, programmable output conditions and configurations, etc.) depends on the contents of the EEPROM. The EEPROM comprises buffered latches that store the configuration. The local volatile memory latches lose their contents at power-down. Therefore, at power-up, the device configuration must be restored by downloading the contents of the EEPROM (non-volatile memory) to the local latches. This download occurs in a number of steps:

- 1) Programmable outputs go high impedance with no power applied to the device.
- When ABP exceeds +1V, all programmable outputs are weakly pulled to GND through a 10μA current sink.
- When ABP exceeds UVLO, the configuration EEP-ROM starts to download its contents to the volatile configuration registers. The programmable outputs assume their programmed conditional output state when download is complete.
- 4) Any attempt to communicate with the device prior to this download completion results in a NACK being issued from the MAX6872/MAX6873.



## Table 27. Fault Registers (60h-62h)

REGISTER ADDRESS	BIT RANGE	DESCRIPTION
	[0]	1 = IN1 falls below primary undervoltage threshold.
	[1]	1 = IN2 falls below primary undervoltage threshold.
	[2]	1 = IN3 falls below primary undervoltage threshold.
60h	[3]	1 = IN4 falls below primary undervoltage threshold.
	[4]	1 = IN5 (MAX6872 only) falls below primary undervoltage threshold.
	[5]	1 = IN6 (MAX6872 only) falls below primary undervoltage threshold.
	[7:6]	Not used.
	[0]	1 = IN1 falls below secondary undervoltage threshold or rises above secondary overvoltage threshold, depending on the settings in register 0Ch (see Tables 2, 3, and 4).
	[1]	1 = IN2 falls below secondary undervoltage threshold or rises above secondary overvoltage threshold, depending on the settings in register 0Ch (see Tables 2, 3, and 4).
	[2]	1 = IN3 falls below secondary undervoltage threshold or rises above secondary overvoltage threshold, depending on the settings in register 0Ch (see Tables 2, 3, and 4).
61h	[3]	1 = IN4 falls below secondary undervoltage threshold or rises above secondary overvoltage threshold, depending on the settings in register 0Ch (see Tables 2, 3, and 4).
	[4]	1 = IN5 (MAX6872 only) falls below secondary undervoltage threshold or rises above secondary overvoltage threshold, depending on the settings in register 0Ch (see Tables 2, 3, and 4).
	[5]	1 = IN6 (MAX6872 only) falls below secondary undervoltage threshold or rises above secondary overvoltage threshold, depending on the settings in register 0Ch (see Tables 2, 3, and 4).
	[7:6]	Not used.
	[0]	1 = WD1 asserted.
	[1]	1 = WD2 asserted.
	[2]	1 = GPI1 asserted.
62h	[3]	1 = GPI2 asserted.
0211	[4]	1 = GPI3 asserted.
	[5]	1 = GPI4 asserted.
	[6]	$1 = \overline{MR}$ asserted.
	[7]	Not used.

## Forcing Programmable Outputs High During Power-Up

A weak 10µA pulldown holds all programmable outputs low during power-up until ABP exceeds the undervoltage lockout (UVLO) threshold. Applications requiring a guaranteed high programmable output for ABP down to GND require external pullup resistors to maintain the logic state until ABP exceeds UVLO. Use  $20k\Omega$  resistors for most applications.

### Driving High-Side MOSFET Switches with the MAX6872/MAX6873

High-side MOSFET switches are commonly used in power-supply sequencing applications. First, configure the programmable output of the MAX6872/MAX6873 as an active-low charge-pump output and set the conditions to assert this output. Connect the programmable output to the gate of an n-channel MOSFET. As the conditions to deassert this output are met, the output deasserts high (V<sub>ABP</sub> +5V), turning on the FET, thus allowing the voltage on the drain to pass through to the downstream device (see Figure 9).

MIXX/M

## Table 28. Configuration Lock Register

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
45h	8045h	[0]	0 = configuration unlocked. 1 = configuration locked.
		[7:1]	Not used.

## Table 29. Write Disable Register

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
		[0]	0 = write not disabled if PO1 asserts (MAX6872). 1 = write disabled if PO1 asserts (MAX6872). Set to 0 (MAX6873).
		[1]	0 = write not disabled if PO2 asserts (MAX6872). 1 = write disabled if PO2 asserts (MAX6872). Set to 0 (MAX6873).
		[2]	0 = write not disabled if PO3 (MAX6872)/PO1 (MAX6873) asserts. 1 = write disabled if PO3 (MAX6872)/PO1 (MAX6873) asserts.
43h	8043h	[3]	0 = write not disabled if PO4 (MAX6872)/PO2 (MAX6873) asserts. 1 = write disabled if PO4 (MAX6872)/PO2 (MAX6873) asserts.
4511	604311	[4]	0 = write not disabled if PO5 (MAX6872)/PO3 (MAX6873) asserts. 1 = write disabled if PO5 (MAX6872)/PO3 (MAX6873) asserts.
		[5]	0 = write not disabled if PO6 (MAX6872)/PO4 (MAX6873) asserts. 1 = write disabled if PO6 (MAX6872)/PO4 (MAX6873) asserts.
		[6]	0 = write not disabled if PO7 (MAX6872)/PO5 (MAX6873) asserts. 1 = write disabled if PO7 (MAX6872)/PO5 (MAX6873) asserts.
		[7]	0 = write not disabled if PO8 asserts (MAX6872). 1 = write disabled if PO8 asserts (MAX6872). Set to 0 (MAX6873).

## Uses for General-Purpose Inputs (GPI1-GPI4)

#### Watchdog Timer

Program GPI\_ as an input to one of the watchdog timers in the MAX6872/MAX6873. The GPI\_ input must toggle within the watchdog timeout period, otherwise any programmable output dependent on the watchdog timer asserts.

### Additional Manual Reset Functions

The PO7 (MAX6872)/PO5 (MAX6873) programmable outputs allow a single set (product 1 only) of conditions to assert the output. Program the set of conditions to depend on one of the GPI\_ inputs. Any output that depends on GPI\_ asserts when GPI\_ is held in its active state, effectively acting as a manual reset input.





Figure 9. Driving High-Side n-Channel MOSFET Switches





MAX6872/MAX6873



## Selector Guide

PART	VOLTAGE-DETECTOR INPUTS	GENERAL-PURPOSE INPUTS	PROGRAMMABLE OUTPUTS
MAX6872ETJ	6	4	8
MAX6873ETJ	4	4	5

### Other Fault Signals from µC

Connect a general-purpose output from a  $\mu$ C to one of the GPI\_ inputs to allow interrupts to assert any output of the MAX6872/MAX6873. Configure one of the programmable outputs to assert on whichever GPI\_ input connects to the general-purpose output of the  $\mu$ C.


#### Layout and Bypassing

For better noise immunity, bypass each of the voltage detector inputs to GND with  $0.1\mu$ F capacitors installed as close to the device as possible. Bypass ABP and DBP to GND with  $1\mu$ F capacitors installed as close to the device as possible. ABP and DBP are internally generated voltages and should not be used to supply power to external circuitry.

### **Configuration Latency Period**

A delay of less than 5µs occurs between writing to the configuration registers and the time when these changes actually take place, except when changing one of the voltage-detector thresholds. Changing a voltage-detector threshold typically takes 150µs. When changing EEPROM contents, a software reboot or cycling of power is required for these changes to transfer to volatile memory.






MAX6872/MAX6873

## \_Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <u>www.maxim-ic.com/packages</u>.)



\_\_\_\_\_Chip Information

PROCESS: BICMOS

## \_Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)

					COL	MON F	DIMENSI	ONS										EXDUG							
	-									0		~~~	-				1	EXPOSED PAD V			IIUNS	E2		JEDEC	DOWN
											CUSTOM PKG. (T4877-1)					PKG. CODES	DEPOPULATED LEADS	MIN.	NOM.	MAX.	MIN.		MAX.	MOZ20 REV. C	BONDS
PKG		32L 7x		44L 7x7		48L 7x7		<u> </u>	48L 7x7			56L 7x7		T3277-1	-	4.55	4.70	4.85	4.55	4.70	4.85	-	NO		
Symbol	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	T3277-2	-	4.55	4.70	4.85	4.55	4.70	4.85	-	YES
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0,75	0.80	T4477-1	-	4.55	4.70	4.85	4.55	4.70	4.85	WKKD-1	NO
A1	0	0.02	0.05	0	0.02	0.05	۵	0.02	0.05	0	0.02	0.05	٥	-	0.05	T <del>11</del> 77-2	-	4.55	4.70	4.85	4.55	4.70	4.85	WKKD-1	YES
A2	0	0.20 RE	EF.	0	).20 RI	F.	(	).20 RI	F.		0.20 RE	EF.		0.20 RI	F.	T4477-3	-	4.55	4.70	4.85	4.55	4.70	4.85	WKKD-1	YES
Ь	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	0.20	0.25	0.30	0.15	0.20	0.25		13,24,37,48			4.4D	4.20		4.40	-	NO
D	6.90	7.00	7.10	6.90	7.00	7.10	6.90	7.00	7.10	6.90	7.00	7.10	6.90	7.00	7.10	T4877-2	-			5.63			5.63	-	NO
E	6.90	7.00	7.10	6.90	7.00	7.10	6,90	7.00	7.10	6.90	7.00	7.10	6,90	7,00	7.10	T4877-3	-			5.25			5.25	-	YES
8	0	0.65 BS	SC.	(	.50 BS	с.		).50 BS	SC.	0	0.50 BS	5C.		0.40 BS	5C.	T4877-4	-			5.63				-	YES
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-	0.25	0.35	0.45	T4877-5	-	_	_	2.60			_	-	NO
L	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.45	0.55	0.65	0.40	0.50	0.60	T4877-6 T5677-1	-			5.63 5.40	5.45 5.20	5.60	5.63 5.40	-	NO YES
LI	-	-	-	-	-	-	-	-	-	-	-	-	0.30	0.40	0.50	10077-1		3.20	3.30	J.40	J.20	5.30	3.40	_	163
							48			44 56															
N		32	-		44			48			44			56			14877-1 IS					ITH 4	LEADS	DEPOP	ULATED
N ND		32 8			++ 11			48 12			44 10			56 14			14877—1 is Iotal Numbe					ITH 4	LEADS	s depop	ULATED
																						ITH 4	LEADS	s depop	ULATED
ND NE 1. [ 2. A 3. N 4. 1	DIMENS ALL DI N IS 1 THE TE SPP- THE 2 DIMENS	8 8 SIONIN IMENS THE T ERMIN -012. ZONE SION	IONS IOTAL IAL # DET INDK	ARE NUMI 1 IDE AILS CATED PLIES	11 11 RANC IN M BER NTIFII OF T . THE TO	ILLIME DF TE ER AN ERMIN TER	TERS	12 12 0RM ALS. RMIN/ 1 IDE . #1 0 TER	AL NU	ARE JMBEI ER AI TIFIER L AND	10 12 Y14.5 IN DE RING RE OF	CONV PTION BE	entic Al, B Eithe	14 14 14 DN SH BUT M R A I	ust e Mold		) JESD 95 WITHIN	R OF				ITH 4	LEADS	s depop	ULATED.
ND NE 1. [ 2. 4 3. [ 4. ]	DIMENS ALL DI N IS 1 THE TH SPP- THE 2 DIMENS 0.25	8 8 SIONIN IMENS THE T ERMIN -012. ZONE SION mm	ions iotal ial # indk indk b AP AND	ARE NUMI 1 IDE AILS CATED PLIES 0.30	11 11 RANC IN M BER NTIFII OF T TO TO	illime DF TE ER AN ERMIN TER METAL FROM	TERS ERMIN ID TE IAL # MINAL LIZED I TER	12 12 DRM ALS. RMIN/ 1 IDE #1 D TER MINAL	AL NU IDENTIFII MINAI	ARE JMBEI ER AI TIFIER L ANE	10 12 Y14.5 IN DE RING RE OF MAY O IS I	CONV PTION BE 1	entic Al, B Eithe Ured	14 14 14 RUT M R A I BETV	UST E MOLD VEEN	conform to Je located Or marked	) JESD 95 WITHIN FEATURE.	R OF				ITH 4	LEADS	s depop	ULATED.
ND NE 1. [ 2. 4 3. N 4. T 6. N 7. [ 9. ]	DIMENS ALL DI N IS 1 THE TE SPP- THE 2 DIMENS 0.25 ND AN DEPOP COPLA DRAWIN T4872	8 8 SKONIN IMENS THE T ERMIN 012, ZONE SKON mm ID NE SKON MM ID NE SKON ID NE SKON ID NE	IONS IOTAL IAL # INDIC INDIC INDIC AND REFI ION IS Y API ONFOI -2/-	ARE NUMI 1 IDE AILS CATED PLIES 0.30 ER TO S POS PLIES RMS -3/-4	11 11 RANCC IN M BER NTIFII OF T TO TO TO TO JE SSIBLI TO TO JE V - 5,	ILLIME DF TE ERMIN TER METAL FROM NUM IN THE E DEC /-6	TERS ERMIN ID TE IAL # MINAL LIZEL I TER MBER A SYI XPOS MO22 & T5	12 12 12 DRM ANC ALS. ANCALS. ANCALS. ANCALS. ANCALS ANCAL	AL NU ENTIFIE IDENT MINAI TIP. TERMII RICAL	ARE JMBEI ER AI TIFIER L ANE NALS FASI SINK	10 12 Y14.5 IN DE RING RE OF SLUG	EGREE CONV PTION BE MEASI EACH	ES. AL, E EITHE URED D AN WELL	14 14 14 14 14 14 14 14 14 14 14 14 14 1	UST E MOLD VEEN SIDE THE TE	CONFORM TO	) JESD 95 WITHIN ) FEATURE. LY. 7-1;			LAS UCTOR MATION AGE ( 48, 5	44.		QFN	, 7x7x0	/1

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Printed USA

48

is a registered trademark of Maxim Integrated Products.