

TIGER ELECTRONIC CO.,LTD



MAX811 / 812

General Description

The MAX811/MAX812 are low-power microprocessor (μ P) supervisory circuits used to monitor power supplies in μ P and digital systems. They provide excellent circuit reliability and low cost by eliminating external components and adjustments when used with 5V-powered or 3V-powered circuits. The MAX811/MAX812 also provide a debounced manual reset input.

These devices perform a single function: They assert a reset signal whenever the Vcc supply voltage falls below a preset threshold, keeping it asserted for at least 140ms after Vcc has risen above the reset thresh-old. The only difference between the two devices is that the MAX811 has an active-low RESET output (which is guaranteed to be in the correct state for Vcc down to 1V), while the MAX812 has an active-high RESET output. The reset comparator is designed to ignore fast transients on Vcc. Reset thresholds are available for operation with a variety of supply voltages.

Low supply current makes the MAX811/MAX812 ideal for use in portable equipment. The devices come in a 4-pin SOT143 package.

Applications


Computers

Controllers

Intelligent Instruments

Critical µP and µC Power Monitoring

Portable/Battery-Powered Equipment



Typical Operating Circuit

4-Pin μP Voltage Monitors with Manual Reset Input

Features

- Precision Monitoring of 3V, 3.3V, and 5V Power-Supply Voltages
- 6µA Supply Current
- 140ms Min Power-On Reset Pulse Width; RESET Output (MAX811), RESET Output (MAX812)
- Guaranteed Over Temperature
- ♦ Guaranteed RESET Valid to Vcc = 1V (MAX811)
- Power-Supply Transient Immunity
- No External Components
- 4-Pin SOT143 Package


-Ordering Information

PART*	TEMP. RANGE	PIN-PACKAGE
MAX811_EUS-T	-40°C to +85°C	4 SOT143
MAX812_EUS-T	-40°C to +85°C	4 SOT143

* This part offers a choice of five different reset threshold voltages. Select the letter corresponding to the desired nominal reset threshold voltage, and insert it into the blank to complete the part number.

RESET THRESHOLD			
SUFFIX	VOLTAGE (V)		
L	4.63		
М	4.38		
Т	3.08		
S	2.93		
R	2.63		

Pin Configuration



ABSOLUTE MAXIMUM RATINGS

Terminal Voltage (with respect to GND)		Continuous Power Dissipation ($T_A = +70^{\circ}C$)		
Vcc	0.3V to 6.0V	SOT143 (derate 4mW/°C above +70°C)	320mW	
All Other Inputs	0.3V to (Vcc + 0.3V)	Operating Temperature Range	40°C to +85°C	
Input Current, VCC, MR	20mA	Storage Temperature Range	65°C to +160°C	
Output Current, RESET or RESET	20mA	Lead Temperature (soldering, 10sec)	+300°C	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V for L/M versions, V_{CC} = 3.3V for T/S versions, V_{CC} = 3V for R version, $T_A = -40^{\circ}$ C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CON	DITIONS	MIN	ΤΥΡ	MAX	UNITS	
Operating Voltage Range	Vcc	$TA = 0^{\circ}C \text{ to } +70^{\circ}C$		1.0		5.5	V	
		$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$		1.2				
Supply Current	ICC	MAX81_L/M, VCC = 5.5V, IOUT = 0			6	15	μA	
Supply Current		MAX81_R/S/T, VCC = 3.6V, IOUT = 0			2.7	10		
		MAX81_L	TA = +25°C	4.54	4.63	4.72	-	
			$TA = -40^{\circ}C \text{ to } +85^{\circ}C$	4.50		4.75		
			TA = +25°C	4.30	4.38	4.46		
		MAX81_M	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	4.25		4.50		
Pop of Throohold	\/ ~	MAX81_T	T _A = +25°C	3.03	3.08	3.14	M	
Reset Threshold	VTH		$TA = -40^{\circ}C \text{ to } +85^{\circ}C$	3.00		3.15		
		MAX81_S	TA = +25°C	2.88	2.93	2.98		
		WAA01_3	$TA = -40^{\circ}C \text{ to } +85^{\circ}C$	2.85		3.00		
		MAX81_R	TA = +25°C	2.58	2.63	2.68		
			$TA = -40^{\circ}C \text{ to } +85^{\circ}C$	2.55		2.70		
Reset Threshold Tempco					30		ppm/°C	
VCC to Reset Delay (Note 2)		VOD = 125mV, MAX8	31_L/M		40			
VCC to Reset Delay (Note 2)		VOD = 125mV, MAX81_R/S/T			20		μs	
Reset Active Timeout Period	tRP	$V_{CC} = V_{TH}(MAX)$		140		560	ms	
MR Minimum Pulse Width	tMR			10			μs	
MR Glitch Immunity (Note 3)					100		ns	
MR to Reset Propagation Delay (Note 2)	t _{MD}				0.5		μs	
	Vih	VCC > VTH(MAX), MAX81_L/M		2.3				
MR Input Threshold	VIL					0.8		
	VIH	VCC > VTH(MAX), MAX81_R/S/T		0.7 x VC	C		V	
	VIL				0.2	25 x VCC	1	
MR Pull-Up Resistance				10	20	30	kΩ	
RESET Output Voltage (MAX812)	Voн	ISOURCE = 150µA, 1.	8V < VCC < VTH(MIN)	0.8VCC				
		MAX812R/S/T only, ISINK = 1.2mA, VCC = VTH(MAX)				0.3	V	
	Vol	MAX812L/M only, ISI V _{CC} = V _{TH(MAX)}	NK = 3.2mA,			0.4		

2

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = 5V for L/M versions, V_{CC} = 3.3V for T/S versions, V_{CC} = 3V for R version, $T_A = -40^{\circ}$ C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	ΤΥΡ	MAX	UNITS
RESET Output Voltage (MAX811)		MAX811R/S/T only, ISINK = 1.2mA, VCC = VTH(MIN)	0.		0.3	-
	Vol	MAX811L/M only, ISINK = 3.2mA, VCC = VTH(MIN)		0.4		
		ISINK = 50µA, VCC > 1.0V			0.3	V
	Vон	MAX811R/S/T only, ISOURCE = 500µA, VCC > VTH(MAX)	0.8VCC			
	VOH	MAX811L/M only, ISOURCE = 800µA, VCC > VTH(MAX)	Vcc - 1.5	i		

Note 1: Production testing done at $TA = +25^{\circ}C$, over temperature limits guaranteed by design using six sigma design limits. **Note 2:** RESET output for MAX811, RESET output for MAX812.

Note 3: "Glitches" of 100ns or less typically will not generate a reset pulse.

Typical Operating Characteristics

(T_A = +25°C, unless otherwise noted.)



_Pin Description

PI	IN	NAME	FUNCTION
MAX811	MAX812	NAME	FONCTION
1	1	GND	Ground
2	_	RESET	Active-Low Reset Output. RESET remains low while VCC is below the reset threshold or while MR is held low. RESET remains low for the Reset Active Timeout Period (t_{RP}) after the reset conditions are terminated.
_	2	RESET	Active-High Reset Output. RESET remains high while V _{CC} is below the reset threshold or while MR is held low. RESET remains high for Reset Active Timeout Period (t _{RP}) after the reset conditions are terminated.
3	3	MR	Manual Reset Input. A logic low on MR asserts reset. Reset remains asserted as long as MR is low and for 180ms after MR returns high. This active-low input has an internal $20k\Omega$ pull-up resistor. It can be driven from a TTL or CMOS-logic line, or shorted to ground with a switch. Leave open if unused.
4	4	Vcc	+5V, +3.3V, or +3V Supply Voltage

Detailed Description

Reset Output

A microprocessor's (μ P's) reset input starts the μ P in a known state. These μ P supervisory circuits assert reset to prevent code execution errors during power-up, power-down, or brownout conditions.

RESET is guaranteed to be a logic low for $V_{CC} > 1V$. Once Vcc exceeds the reset threshold, an internal timer keeps RESET low for the reset timeout period; after this interval, RESET goes high.

If a brownout condition occurs (V_{CC} dips below the reset threshold), RESET goes low. Any time V_{CC} goes below the reset threshold, the internal timer resets to zero, and RESET goes low. The internal timer starts after V_{CC} returns above the reset threshold, and RESET remains low for the reset timeout period.

The manual reset input (MR) can also initiate a reset. See the *Manual Reset Input* section.

The MAX812 has an active-high RESET output that is the inverse of the MAX811's RESET output.

Manual Reset Input

Many μ P-based products require manual reset capability, allowing the operator, a test technician, or external logic circuitry to initiate a reset. A logic low on MR asserts reset. Reset remains asserted while MR is low, and for the Reset Active Timeout Period (tRP) after MR returns high. This input has an internal 20k Ω pull-up resistor, so it can be left open if it is not used. MR can be driven with TTL or CMOS-logic levels, or with opendrain/collector outputs. Connect a normally open momentary switch from MR to GND to create a manualreset function; external debounce circuitry is not required. If MR is driven from long cables or if the device is used in a noisy environment, connecting a 0.1 μ F capacitor from MR to ground provides additional noise immunity.

Reset Threshold Accuracy

The MAX811/MAX812 are ideal for systems using a 5V ±5% or 3V ±5% power supply with ICs specified for 5V ±10% or 3V ±10%, respectively. They are designed to meet worst-case specifications over temperature. The reset is guaranteed to assert after the power supply falls out of regulation, but before power drops below the minimum specified operating voltage range for the system ICs. The thresholds are pre-trimmed and exhibit tight distribution, reducing the range over which an undesirable reset may occur.




Figure 1. Maximum Transient Duration without Causing a Reset Pulse vs. Comparator Overdrive

Applications Information

Negative-Going VCC Transients

In addition to issuing a reset to the μ P during power-up, power-down, and brownout conditions, the MAX811/MAX812 are relatively immune to short duration negative-going Vcc transients (glitches).

Figure 1 shows typical transient durations vs. reset comparator overdrive, for which the MAX811/MAX812 do not generate a reset pulse. This graph was generated using a negative-going pulse applied to Vcc, starting above the actual reset threshold and ending below it by the magnitude indicated (reset comparator overdrive). The graph indicates the typical maximum pulse width a negative-going Vcc transient may have without causing a reset pulse to be issued. As the magnitude of the transient increases (goes farther below the reset threshold), the maximum allowable pulse width decreases. Typically, a Vcc transient that goes 125mV below the reset threshold and lasts 40µs or less (MAX81_L/M) or 20µs or less (MAX81_T/S/R) will not cause a reset pulse to be issued. A 0.1µF capacitor mounted as close as possible to Vcc provides additional transient immunity.




Figure 2. RESET Valid to VCC = Ground Circuit

Ensuring a Valid RESET Output Down to VCC = 0V

Down to VCC = 0V When Vcc falls below 1V, the MAX811 RESET output no longer sinks current—it becomes an open circuit. Therefore, high-impedance CMOS-logic inputs connected to the RESET output can drift to undetermined voltages. This presents no problem in most applications, since most μ P and other circuitry is inoperative with Vcc below 1V. However, in applications where the RESET output must be valid down to 0V, adding a pulldown resistor to the RESET pin will cause any stray leakage currents to flow to ground, holding RESET low (Figure 2). R1's value is not critical; 100k Ω is large enough not to load RESET and small enough to pull RESET to ground.

A 100k Ω pull-up resistor to V_{CC} is also recommended for the MAX812 if RESET is required to remain valid for V_{CC} < 1V.

Interfacing to µPs with Bidirectional Reset Pins

 μPs with bidirectional reset pins (such as the Motorola 68HC11 series) can contend with the MAX811/MAX812 reset outputs. If, for example, the MAX811 RESET output is asserted high and the μP wants to pull it low, indeterminate logic levels may result. To correct such cases, connect a 4.7k Ω resistor between the MAX811 RESET (or MAX812 RESET) output and the μP reset I/O (Figure 3). Buffer the reset output to other system components.

Chip Information

TRANSISTOR COUNT: 341




Figure 3. Interfacing to µPs with Bidirectional Reset I/O

8

Package Information

