Memory FRAM cmos 2 M Bit (256 K × 8)

MB85R2001

■ DESCRIPTIONS

The MB85R2001 is an FRAM (Ferroelectric Random Access Memory) chip consisting of 262,144 words x 8 bits of non-volatile memory cells created using ferroelectric process and silicon gate CMOS process technologies.

The MB85R2001 is able to retain data without using a back-up battery, as is needed for SRAM.

The memory cells used in the MB85R2001 can be used for at least 10¹⁰ read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E²PROM.


The MB85R2001 uses a pseudo-SRAM interface that is compatible with conventional asynchronous SRAM.

■ FEATURES

Bit configuration
 Read/write endurance
 Operating power supply voltage
 Operating temperature range
 Data retention
 Package
 262,144 words × 8 bits
 10¹⁰ times/bit (Min)
 2 3.0 V to 3.6 V
 - 20 °C to + 85 °C
 10 years (+55 °C)
 48-pin plastic TSOP (1)




■ PIN ASSIGNMENTS



■ PIN DESCRIPTIONS

Pin name	Function
A0 to A17	Address Input
I/O1 to I/O8	Data Input/Output
CE1	Chip Enable 1 Input
CE2	Chip Enable 2 Input
WE	Write Enable Input
ŌĒ	Output Enable Input
Vcc	Power Supply
GND	Ground
NC	No Connection

■ BLOCK DIAGRAM



■ FUNCTION TRUTH TABLE

Operation Mode	CE1	CE2	WE	ŌĒ	I/O1 to I/O8	Supply Current	
	Н	Х	Х	Х		0	
Standby Pre-charge	Х	L	Х	Х	High-Z	Standby (Is _B)	
	Х	Х	Н	Н		(105)	
Read	- L	H	Н	L	Dout		
Read (Pseudo-SRAM, OE control*1)	L	Н	Н	¥		Operation	
Write	P L	H	L	Н	Din	(Icc)	
Write (Pseudo-SRAM, WE control*²)	L	Н	الح	Н			

 $L=V_{IL},\,H=V_{IH},\,X$ can be either V_{IL} or $V_{IH},\,High\text{-}Z=High\,\,Impedance$

 $[\]nearrow$: Latch address and latch data at falling edge, $\sqrt{\ }$: Latch address and latch data at rising edge

^{*1 :} \overline{OE} control of the Pseudo-SRAM means the valid address at the falling edge of \overline{OE} to read.

^{*2 :} $\overline{\text{WE}}$ control of the Pseudo-SRAM means the valid address and data at the falling edge of $\overline{\text{WE}}$ to write.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit	
Farameter	Symbol	Min	Max	Oilit
Supply Voltage*	Vcc	-0.5	+4.0	V
Input Voltage*	VIN	-0.5	Vcc+0.5	V
Output Voltage*	Vout	-0.5	Vcc+0.5	V
Ambient Operating Temperature	TA	-20	+85	°C
Storage Temperature	Tstg	-40	+125	°C

^{* :} All voltages are referenced to GND = 0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Unit		
	Symbol	Min	Тур	Max	Oill
Supply Voltage*	Vcc	3.0	3.3	3.6	V
Input Voltage (high)*	Vıн	Vcc x 0.8	_	Vcc + 0.5	V
Input Voltage (low)*	VıL	-0.5	_	+0.8	V
Operating Temperature	TA	-20	_	+85	°C

^{* :} All voltages are referenced to GND = 0 V.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

1. DC CHARACTERISTICS

(within recommended operating conditions)

Parameter	Cumbal	Symbol Test Condition		Value			
Parameter	Symbol	rest Condition	Min	Тур	Max	Unit	
Input Leakage Current	IIuI	V _{IN} = 0 V to V _{CC}	_	_	10	μΑ	
Output Leakage Current	l l Lol	$V_{OUT} = 0 \text{ V to } V_{CC},$ $\overline{CE}1 = V_{IH} \text{ or } \overline{OE} = V_{IH}$	_	_	10	μΑ	
Supply Current	Icc	$\overline{\text{CE}}$ 1 = 0.2 V, CE2 = Vcc-0.2 V, lout = 0 mA*1	_	10	15	mA	
Standby Current	Іѕв	$\overline{CE}1 \ge V_{CC}-0.2 \text{ V}$ $CE2 \le 0.2 \text{ V*}^2$ $\overline{OE} \ge V_{CC}-0.2 \text{ V}, \overline{WE} \ge V_{CC}-0.2 \text{ V*}^2$	_	10	50	μА	
Output Voltage (high)	Vон	Iон = -0.1 mA	Vcc x 0.8			V	
Output Voltage (low)	Vol	IoL = 2.0 mA	_	_	0.4	V	

 $^{^{*}1}$: During the measurement of Icc, the Address, Data In were taken to only change once per active cycle. IouT: output current

^{*2 :} All pins other than setting pins should be input at the CMOS level voltages such as $H \ge V_{\text{CC}} - 0.2 \text{ V}, L \le 0.2 \text{ V}.$

2. AC CHARACTERISTICS

• AC TEST CONDITIONS

Supply Voltage : 3.0 V to 3.6 V
Operating Temperature : -20 °C to +85 °C
Input Voltage Amplitude : 0.3 V to 2.7 V

Input Rising Time : 5 ns Input Falling Time : 5 ns

Input Evaluation Level : 2.0 V / 0.8 V
Output Evaluation Level : 2.0 V / 0.8 V
Output Impedance : 50 pF

(1) Read Operation

(within recommended operating conditions)

Parameter	Cymbal	Va	Value		
Parameter	Symbol	Min	Max	Unit	
Read Cycle Time	t RC	150	_	ns	
CE1 Active Time	t _{CA1}	120	_	ns	
OE Active Time	t _{RP}	120	_	ns	
Pre-charge Time	t PC	20	_	ns	
Address Setup Time	tas	5	_	ns	
Address Hold Time	tан	50	_	ns	
OE Setup Time	tes	5	_	ns	
Output Hold Time	tон	0		ns	
Output Set Time	tız	30	_	ns	
CE1 Access Time	t _{CE1}	_	100	ns	
CE2 Access Time	t _{CE2}	_	100	ns	
OE Access Time	toe	_	100	ns	
Output Floating Time	tонz	_	20	ns	

(2) Write Operation

(within recommended operating conditions)

Parameter	Symbol	Va	lue	Unit
	Syllibol	Min	Max	Offic
Write Cycle Time	twc	150	_	ns
CE1 Active Time	t _{CA1}	120		ns
CE2 Active Time	t _{CA2}	120	_	ns
Pre-charge Time	tpc	20	_	ns
Address Setup Time	tas	5	_	ns
Address Hold Time	tан	50	_	ns
Write Pulse Width	twp	120		ns
Data Setup Time	tos	0		ns
Data Hold Time	tон	50	_	ns
Write Setup Time	tws	5	_	ns

(3) Power ON/OFF Sequence

(within recommended operating conditions)

Parameter	Sym-		Value			
Faranietei	bol	Min	Тур	Max	Unit	
CE1 level hold time for Power OFF	t pd	85	_	_	ns	
CE1 level hold time for Power ON	t pu	85	_	_	ns	


3. Pin Capacitance

 $(f = 1 \text{ MHz}, T_A = +25 ^{\circ}C)$


Parameter Symbol		Test Condition		Unit		
Farameter	Зупівої	rest Condition	Min	Тур	Max	Oilit
Input Capacitance	Cin	V _{IN} = GND	_	_	10	pF
Output Capacitance	Соит	Vout = GND	_		10	pF

■ TIMING DIAGRAMS


1. Read Cycle Timing 1 (CE1, CE2 Control)




2. Read Cycle Timing 2 (OE Control)




3. Write Cycle Timing 1 (CE1, CE2 Control)



4. Write Cycle Timing 2 (WE Control)



■ POWER ON/OFF SEQUENCE




■ NOTES ON USE


Data that is written prior to IR reflow is not guaranteed to be retained after IR reflow.

■ ORDERING INFOMATION

Part number	Package
MB85R2001PFTN-GE1	48-pin plastic TSOP(1) (FPT-48P-M25)

■ PACKAGE DIMENSIONS





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business Promotion Dept.