## 8-bit Original Microcontroller

## CMOS

## F$^{2}$ MC-8L MB89530 Series

## MB89537/537C/538/538C <br> MB89F538L/P538/PV530

## ■ DESCRIPTION

The MB89530 series is a one-chip microcontroller featuring the $\mathrm{F}^{2}$ MC-8L core supporting low-voltage and highspeed operation. Built-in peripheral functions include timers, serial interface, A/D converter, and external interrupt. This product is an ideal general-purpose one-chip microcontroller for a wide variety of applications from household to industrial equipment, as well as use in portable devices.

## ■ FEATURES

- Wide range of package options
- QFP package (1mm pitch)
- Two types of LQFP packages ( 0.5 mm pitch, 0.65 mm pitch)
- SH-DIP package
- BCC package (0.5mm pitch)
- Low voltage, high-speed operating capability
- Minimum instruction execution time $0.32 \mu \mathrm{~s}$ (at base oscillator 12.5 MHz )
- $F^{2}$ MC-8L CPU Core
- Instruction set optimized for controller operation
- Multiplication/division instructions
- 16-bit calculation
- Branching instructions with bit testing
- Bit operation instructions, etc.
- Five timer systems
- 8-bit PWM timer with 2 channels (usable as either interval timer of PWM timer)
- Pulse width count timer (supports continuous measurement or remote control receiving applications)
- 16-bit timer counter
- 21-bit time base timer
- Watch prescaler (17-bit)
- UART
- Synchronous or asynchronous operation, switchable
- 2 serial interfaces (serial I/O)
- Selection of transfer direction (specify MSB first or LSB first) for communication with a variety of devices
(Continued)


## MB89530 Series

## (Continued)

- 10-bit A/D converter (8 channels)
- External clock input for startup support (except for MB89F538L)
- Time base timer output for startup support
- Pulse generators (PPG) with 2-program capability
- 6-bit PPG with selection of pulse width and pulse period
- 12-bit PPG (2 channels) with selection of pulse width and pulse period
- ${ }^{2} \mathrm{C}$ interface circuits
- External interrupt 1 (single-clock : 4 channels, dual-clock : 3 channels)
- 4 or 3 independent inputs, release enabled from standby mode (includes edge detection function)
- External interrupt 2 (except for MB89F538L : 8 channels, MB89F538L : 7 channels)
- 8 or 7 independent inputs, release enabled form standby mode (includes level edge detection function)
- Standby modes (low power consumption modes)
- Stop mode (oscillator stops, virtually no power consumed)
- Sleep mode (CPU stops, power consumption reduced to one-third)
- Sub clock mode
- Watch mode
- Watchdog timer reset
- I/O ports
- Maximum port single-clock : except for MB89F538L : 53

MB89F538L :52
dual-clock : except for MB89F538L : 51 MB89F538L : 50

- 38 general-purpose I/O ports (CMOS) (MB89F538L : 37)
- 2 general-purpose I/O ports ( N -ch open drain)
- 8 general-purpose output ports ( N -ch open drain)
- General-purpose input ports(CMOS)single-clock : except for MB89F538L : 5
dual-clock : except for MB89F538L : 3


## MB89530 Series

## PACKAGES

64-pin, Plastic SH-DIP

(DIP-64P-M01)

64-pin, Plastic LQFP

(FPT-64P-M09)

64-pin, Plastic LQFP

(FPT-64P-M03)

64-pin, Ceramic MDIP

(MDP-64C-P02)

64-pin, Plastic BCC

(LCC-64P-M19)
(LCC-64P-M16)

64-pin, Plastic QFP

(FPT-64P-M06)

64-pin, Ceramic MQFP

(MQP-64C-P01)

## MB89530 Series

## PRODUCT LINEUP

|  | Part number meter | $\begin{aligned} & \text { MB89537/ } \\ & 537 C \end{aligned}$ | $\begin{aligned} & \text { MB89538/ } \\ & 538 \mathrm{C} \end{aligned}$ | MB89F538L | MB89P538 | MB89PV530 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type |  | Mass produced (Mask ROM) |  | FLASH | One-time programmable | Evaluation |
| ROM capacity |  | $\begin{aligned} & 32 \mathrm{~K} \times 8 \text {-bit } \\ & \text { (built-in ROM) } \end{aligned}$ | $\begin{aligned} & 48 \mathrm{~K} \times 8 \text {-bit } \\ & \text { (built-in ROM) } \end{aligned}$ | $48 \mathrm{~K} \times 8$-bit (built-in FLASH memory) (write from general purpose EPROM writer) | $48 \mathrm{~K} \times 8$-bit (built-in ROM) (write from general purpose EPROM writer) | $48 \mathrm{~K} \times 8$-bit (external ROM) *2 |
| RAM capacity |  | $1 \mathrm{~K} \times 8$-bit | $2 \mathrm{~K} \times 8$-bit |  |  |  |
| Operating voltage |  | $\begin{gathered} 2.2 \mathrm{~V} \text { to } 3.6 \mathrm{~V}^{\star 1}(\mathrm{MB} 89537 / 538 / \\ 537 \mathrm{C} / 538 \mathrm{C}) \end{gathered}$ |  | 2.4 V to $3.6 \mathrm{~V}^{* 1}$ | 2.7 V to 5.5 V |  |
| CPU functions |  | Basic instructions $: 136$ <br> Instruction bit length $: 8$-bits <br> Instruction length $: 1$ bit to 3 bits <br> Data bit length $: 1,8,16$-bits <br> Minimum instruction execution time $: 0.32 \mu \mathrm{~s} / 12.5 \mathrm{MHz}$ <br> Minimum interrupt processing time $: 2.88 \mu \mathrm{~s} / 12.5 \mathrm{MHz}$ |  |  |  |  |
|  | Ports |  |  |  |  |  |
|  | Time base timer | 21 bits Interrupt periods at main clock oscillation frequency of 12.5 MHz (approx. $0.655 \mathrm{~ms}, 2.621 \mathrm{~ms}, 20.97 \mathrm{~ms}, 335.5 \mathrm{~ms}$ ) |  |  |  |  |
|  | Watchdog timer | Reset period of approx. 167.8 ms to 335.6 ms at mail clock frequency of 12.5 MHz Reset period of approx. 500 ms to 1000 ms at sub clock frequency of 32.768 kHz . |  |  |  |  |
|  | PWM timer | 8-bit interval timer operation <br> (supports square wave output, operating clock period: 1, 8, 16, 64 tinst $^{* 3}$ ) <br> Pulse width measurement with 8 -bit resolution (conversion period : $2^{8}$ tinst ${ }^{* 3}$ to $2^{8} \times 64$ tinst $^{* 3}$ ) <br> 2 channels (can also be used as interval timer, can also be used as ch1 output and ch2 count clock) |  |  |  |  |
| Watch prescaler |  | Interval times at 17 -bit sub clock base frequency of 32.768 kHz (approx. $31.25 \mathrm{~ms}, 0.25 \mathrm{~s}, 0.50 \mathrm{~s}, 1.00 \mathrm{~s}, 2.00 \mathrm{~s}, 4.00 \mathrm{~s}$ ) |  |  |  |  |

(Continued)

## MB89530 Series

(Continued)

| Part number <br> Parameter |  | MB89537/537C | MB89538/538C | MB89F538L |
| :--- | :--- | :--- | :--- | :--- | MB89P538 $\quad$ MB89PV530

*1 : Depends on operating frequency.
*2 : Using external ROM and MBM27C512.
*3 : tinst represents instruction execution time. This can be selected as $1 / 4,1 / 8,1 / 16,1 / 64$ of the main clock cycle or $1 / 2$ of the sub clock cycle.

Note : MB89537/538 have no built-in $I^{2} \mathrm{C}$ functions.
To use ${ }^{2}$ ² functions, choose the MB89PV530/P538/F538L/MB89537C/538C.

## MB89530 Series

MODEL DIFFERENCES AND SELECTION CONSIDERATIONS

| Part number <br> Package | MB89537/537C | MB89538/538C | MB89F538L | MB89P538 | MB89PV530 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIP-64P-M01 | 0 | 0 | 0 | 0 | X |
| FPT-64P-M03 | 0 | 0 | X | X | X |
| FPT-64P-M06 | 0 | 0 | 0 | 0 | X |
| FPT-64P-M09 | 0 | 0 | $\bigcirc$ | $\bigcirc$ | X |
| LCC-64P-M19 | X | X | 0 | X | X |
| LCC-64P-M16 | X | X | X | O* | X |
| MDP-64C-P02 | X | X | X | X | 0 |
| MQP-64C-P01 | X | X | X | X | O |

O : Model-package combination available
X : Model-package combination not available

* : Only for ES

Conversion sockets for pin pitch conversion (manufactured by Sunhayato Corp.) can be used.
Contact : Sunhayato Corp. : TEL : +81-3-3984-7791
FAX : +81-3-3971-0535
E-mail : adapter@sunhayato.co.jp

## MB89530 Series

## ■ DIFFERENCES AMONG PRODUCTS

## 1. Memory Capacity

When this product is used in a piggy-back or other evaluation configuration, it is necessary to carefully confirm the differences between the model being used and the product it is evaluating. Particular attention should be given to the following (see " $\square$ CPU core 1. Memory Space") .

- The program ROM area starts from address 4000H on the MB89P538, MB89F538L and MB89PV530 models.
- Note upper limits on RAM, such as stack areas, etc.


## 2. Current Consumption

- On the MB89PV530, the additional current consumed by the EPROM is added at the connecting socket on the back side.
- When operating at low speed, the current consumption in the one-time PROM or EPROM models is greater than on the mask ROM models. However, current consumption in sleep or stop modes is identical.

For details, refer to "■ ELECTRICAL CHARACTERISTICS".

## 3. Mask Options

The options available for use, and the method of specifying options, differ according to the model. Before use, check the " $\square$ MASK OPTIONS" specification section.

## 4. Wild Register Functions

The following table shows areas in which wild register functions can be used.

## Wild Register Usage Areas

| Part number | Address space |
| :---: | :---: |
| MB89PV530 | 4000 н to FFFFF |
| MB89P538 |  |
| MB89F538L |  |
| MB89537/537C |  |
| MB89538/538C |  |

## MB89530 Series

## PIN ASSIGNMENTS


*1 : Package top pin assignments (MB89PV530 only)

| Pin no. | Pin name | Pin no. | Pin name | Pin no. | Pin name | Pin no . | Pin name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 65 | A15 | 73 | A1 | 81 | 06 | 89 | A8 |
| 66 | A12 | 74 | A0 | 82 | 07 | 90 | A13 |
| 67 | A7 | 75 | O1 | 83 | O8 | 91 | A14 |
| 68 | A6 | 76 | O2 | 84 | $\overline{\mathrm{CE}}$ | 92 | Vcc |
| 69 | A5 | 77 | O3 | 85 | A10 |  |  |
| 70 | A4 | 78 | Vss | 86 | $\overline{\mathrm{OE}}$ |  |  |
| 71 | A3 | 79 | O4 | 87 | A11 |  |  |
| 72 | A2 | 80 | O5 | 88 | A9 |  |  |

N.C. : Internal connection only. Not for use.
*2 : Pin 10 is P47/INT27/ADST pins except for MB89F538L and MOD2 pin for MB89F538L.
*3 : Pin 25 and 26 are P63/INT13, P64 pins for single-clock and X0A, X1A pins for dual-clock.
*4 : The function of pin 57 depends on the model. For details, see "■PIN DESCRIPTIONS" and "国HANDLING DEVICES".
(Continued)

## MB89530 Series


*1 : Pin 2 is P47/INT27/ADST pins except for MB89F538L and MOD2 pin for MB89F538L.
*2 : Pin 17 and 18 are P63/INT13, P64 pins for single-clock and X0A, X1A pins for dual-clock.
*3 : The function of pin 49 depends on the model. For details, see "■PIN DESCRIPTIONS" and "■HANDLING DEVICES".
(Continued)

## MB89530 Series


*1 : Package top pin assignments (MB89PV530 only)

| Pin no. | Pin name | Pin no. | Pin name | Pin no. | Pin name | Pin no. | Pin name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 65 | N.C. | 73 | A2 | 81 | N.C. | 89 | $\overline{\mathrm{OE}}$ |
| 66 | A15 | 74 | A1 | 82 | O4 | 90 | N.C. |
| 67 | A12 | 75 | A0 | 83 | O5 | 91 | A11 |
| 68 | A7 | 76 | N.C. | 84 | O6 | 92 | A9 |
| 69 | A6 | 77 | O1 | 85 | O7 | 93 | A8 |
| 70 | A5 | 78 | O2 | 86 | O8 | 94 | A13 |
| 71 | A4 | 79 | O3 | 87 | $\overline{\mathrm{CE}}$ | 95 | A14 |
| 72 | A3 | 80 | Vss | 88 | A10 | 96 | Vcc |

N.C. : Internal connection only. Not for use.
*2 : Pin 3 is P47/INT27/ADST pins except for MB89F538L and MOD2 pin for MB89F538L.
*3 : Pin 18 and 19 are P63/INT13, P64 pins for single-clock and X0A, X1A pins for dual-clock.
*4 : The function of pin 50 depends on the model. For details, see "■PIN DESCRIPTIONS" and "■HANDLING DEVICES".

## MB89530 Series

(Continued)
(TOP VIEW)

(LCC-64P-M19)
(LCC-64P-M16) *4
*1 : Pin 2 is P47/INT27/ADST pins except for MB89F538L and MOD2 pin for MB89F538L.
*2 : Pin 17 and 18 are P63/INT13, P64 pins for single-clock and X0A, X1A pins for dual-clock.
*3 : The function of pin 49 depends on the model. For details, see "■PIN DESCRIPTIONS" and "田HANDLING DEVICES".
*4 : Only for ES

## MB89530 Series

## PIN DESCRIPTIONS

| Pin no. |  |  | Pin name |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { SH-DIP*1 } \\ & \text { MDIP*2 } \end{aligned}$ | $\begin{gathered} \text { QFP*3 } \\ \text { MQFP*4 } \end{gathered}$ | $\begin{aligned} & \text { LQFP }^{* 5} \\ & \text { BCC }^{* 6} \end{aligned}$ |  |  |  |
| 30 | 23 | 22 | X0 | A | Connecting pins to crystal oscillator circuit or other oscillator circuit. The X0 pin can connect to an external clock. In that case, X 1 is left open. |
| 31 | 24 | 23 | X1 |  |  |
| 28 | 21 | 20 | MOD0 | B | Input pins for memory access mode setting. Connect directly to Vss. |
| 29 | 22 | 21 | MOD1 |  |  |
| 27 | 20 | 19 | $\overline{\mathrm{RST}}$ | C | Reset I/O pin. This pin has pull-up resistance with CMOS I/O or hysteresis input. At an internal reset request, an 'L' signal is output. An 'L' level input initializes the internal circuits. |
| 56 to 49 | 49 to 42 | 48 to 41 | P00 to P07 | D | General purpose I/O ports. |
| 48 to 41 | 41 to 34 | 40 to 33 | P10 to P17 | D | General purpose I/O ports. |
| 40 | 33 | 32 | P20/PWCK | E | General purpose I/O port.Resource I/O pin (hysteresis input). Hysteresis input. This pin also functions as a PWC input. |
| 39 | 32 | 31 | $\begin{gathered} \hline \text { P21/ } \\ \text { PPG01 } \end{gathered}$ | D | General purpose I/O port.This pin also functions as the PPG01 output. |
| 38 | 31 | 30 | $\begin{gathered} \hline \text { P22/ } \\ \text { PPG02 } \end{gathered}$ | D | General purpose I/O port. This pin also functions as the PPG02 output. |
| 37 | 30 | 29 | P23 | D | General purpose I/O port. |
| 36 | 29 | 28 | P24 | D | General purpose I/O port. |
| 35 | 28 | 27 | P25 | D | General purpose I/O port. |
| 34 | 27 | 26 | P26 | D | General purpose I/O port. |
| 33 | 26 | 25 | P27 | D | General purpose I/O port. |
| 58 | 51 | 50 | $\begin{gathered} \text { P30/ } \\ \text { PPGO3/ } \\ \text { MCO } \end{gathered}$ | D | General purpose I/O port.This pin also functions as the PPG03 output. |
| 59 | 52 | 51 | $\begin{aligned} & \hline \text { P31/SCK1 } \\ & \text { (UCK1) / } \\ & \text { LMCO } \end{aligned}$ | E | General purpose I/O port.Resource I/O pin (hysteresis input).This pin also functions as the UART/SIO clock input/output pin. |
| 60 | 53 | 52 | $\begin{aligned} & \hline \text { P32/SO1 } \\ & (\mathrm{UO} 1) \end{aligned}$ | D | General purpose I/O port.This pin also functions as the UART/SIO clock input/output pin. |
| 61 | 54 | 53 | $\begin{gathered} \text { P33/SI1 } \\ \text { (Ul1) } \end{gathered}$ | E | General purpose I/O port.Resource input/output pin (hysteresis input). This pin also functions as the UART/ SIO serial data input pin. |
| 62 | 55 | 54 | P34/PTO2 | D | General purpose I/O port.This pin also functions as the PWM time 2 output pin. |
| 63 | 56 | 55 | P35/PWC | E | General purpose I/O port.Resource I/O pin (hysteresis input). This pin also functions as a PWC input. |

(Continued)

## MB89530 Series

| Pin no. |  |  | Pin name | I/O circuit type | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SH-DIP*1 } \\ & \text { MDIP*2 } \end{aligned}$ | QFP*3 MQFP*4 | $\begin{aligned} & \text { LQFP*5 }^{\star 5} \\ & \text { BCC }^{\star 6} \end{aligned}$ |  |  |  |
| 1 | 58 | 57 | P36/WTO | D | General purpose I/O port.Resource output.This pin also functions as the PWC output pin. |
| 2 | 59 | 58 | P37/PTO1 | D | General purpose I/O port.Resource output.This pin also functions as the PWM timer 1 output pin. |
| 3 | 60 | 59 | $\begin{gathered} \text { P40/INT20/ } \\ \text { EC } \end{gathered}$ | E | General purpose I/O port.Resource I/O pin (hysteresis input)This pin also functions as an external interrupt input or 16-bit timer/counter input. |
| 4 | 61 | 60 | P41/INT21/ SCK2 | E | General purpose I/O port.Resource I/O pin (hysteresis input)This pin also functions as an external interrupt input or SIO clock I/O pin. |
| 5 | 62 | 61 | $\begin{aligned} & \text { P42/INT22/ } \\ & \text { SO2/SDA } \end{aligned}$ | G | N-ch open drain output. Resource I/O pin (hysteresis only for INT22 input). This pin also functions as an external interrupt input, SIO serial data output, or $I^{2} \mathrm{C}$ data line. |
| 6 | 63 | 62 | $\begin{aligned} & \text { P43/INT23/ } \\ & \text { SI2/SCL } \end{aligned}$ | G | N -ch open drain output. Resource I/O pin (hysteresis only for INT23 input). This pin also functions as an external interrupt, SIO serial data input, or $\mathrm{I}^{2} \mathrm{C}$ clock I/O pin. |
| 7 | 64 | 63 | P44/INT24/ UCK2 | E | General purpose I/O port. Resource I/O pin (hysteresis input). This pin also functions as an external interrupt input or UART clock I/O pin. |
| 8 | 1 | 64 | $\begin{gathered} \text { P45/INT25/ } \\ \text { UO2 } \end{gathered}$ | E | General purpose I/O port. Resource I/O pin (hysteresis input). <br> This pin also functions as an external interrupt input or UART data output pin. |
| 9 | 2 | 1 | P46/INT26/ UI2 | E | General purpose I/O port. Resource I/O pin (hysteresis input). This pin also functions as an external interrupt input or UART data input pin. |
| 10 | 3 | 2 | P47/INT27/ ADST | E | except General purpose I/O port. <br> for Resource I/O pin (hysteresis input). <br> MB89F This pin also functions as an external interrupt <br> 538L input or A/D converter clock input pin. |
|  |  |  | MOD2 | B | MB89F Input pin for memory access mode setting. <br> 538L Connect to Vss directly. |
| 11 to 18 | 4 to 11 | 3 to 10 | P50/AN0to P57/AN7 | H | N -ch open drain output port. <br> This pin also functions as an A/D converter analog input pin. |
| 22 to 24 | 15 to 17 | 14 to 16 | P60/INT10 to P62/INT12 | 1 | General purpose input port. <br> Resource input pin (hysteresis input). <br> This pin also functions as an external interrupt input pin. |

(Continued)

## MB89530 Series

(Continued)

| Pin no. |  |  | Pin name | $\begin{array}{\|c} \hline \text { circuit } \\ \text { type } \end{array}$ | Function |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { SH-DIP*1 } \\ & \text { MDIP*2 } \end{aligned}$ | $\begin{gathered} \text { QFP*3 } \\ \text { MQFP*4 } \end{gathered}$ | $\begin{gathered} \text { LQFP }^{\star 5} \\ \text { BCC }^{\star 6} \end{gathered}$ |  |  |  |  |
| 25 | 18 | 17 | P63/INT13 | 1 | Single-clock | General purpose input port. Resource input pin (hysteresis input). <br> This pin also functions as an external interrupt. |
|  |  |  | X0A | A | Dual-clock | Connected pin for sub clock. |
| 26 | 19 | 18 | P64 | $J$ | Single-clock | General purpose input port. |
|  |  |  | X1A | A | Dual-clock | Connected pin for sub clock. |
| 64 | 57 | 56 | Vcc | - | Power supply pin. |  |
| 32 | 25 | 24 | Vss | - | Ground pin (GND) |  |
| 19 | 12 | 11 | AVcc | - | A/D converter power supply pin. |  |
| 20 | 13 | 12 | AVR | - | A/D converter reference voltage input pin. |  |
| 21 | 14 | 13 | AVss | - | A/D converter power supply pin. Used at the same voltage level as the Vss supply. |  |
|  |  |  |  |  | MB89P538 | Fixed at Vss. |
| 57 | 50 | 49 | C | - | MB89PV530 MB89F538L MB89537/537C MB89538/538C | N.C. pin |

*1 : DIP-64P-M01
*2 : MDP-64C-P02
*3 : FPT-64P-M06
*4 : MQP-64C-P01
*5 : FPT-64P-M03/M09
*6: LCC-64P-M19/M16

## MB89530 Series

External EPROM Socket Pin Function Descriptions (MB89PV530 only)

| Pin no. |  | Pin name | I/O Circuit type | Function |
| :---: | :---: | :---: | :---: | :---: |
| MDIP*1 | MQFP*2 |  |  |  |
| 65 | 66 | A15 | 0 | Address output pins. |
| 66 | 67 | A12 |  |  |
| 67 | 68 | A7 |  |  |
| 68 | 69 | A6 |  |  |
| 69 | 70 | A5 |  |  |
| 70 | 71 | A4 |  |  |
| 71 | 72 | A3 |  |  |
| 72 | 73 | A2 |  |  |
| 73 | 74 | A1 |  |  |
| 74 | 75 | A0 |  |  |
| 75 | 77 | O1 | 1 | Data input pins. |
| 76 | 78 | O2 |  |  |
| 77 | 79 | O3 |  |  |
| 78 | 80 | Vss | 0 | Power supply pin (GND) |
| 79 | 82 | O4 | 1 | Data input pins. |
| 80 | 83 | O5 |  |  |
| 81 | 84 | 06 |  |  |
| 82 | 85 | 07 |  |  |
| 83 | 86 | O8 |  |  |
| 84 | 87 | $\overline{\mathrm{CE}}$ | 0 | ROM chip enable pin. Outputs an " H " level signal in standby mode. |
| 85 | 88 | A10 | 0 | Address output pin. |
| 86 | 89 | $\overline{\mathrm{OE}}$ | 0 | ROM output enable pin. Outputs " L " at all times. |
| 87 | 91 | A11 | O | Address output pins. |
| 88 | 92 | A9 |  |  |
| 89 | 93 | A8 |  |  |
| 90 | 94 | A13 | 0 |  |
| 91 | 95 | A14 | 0 |  |
| 92 | 96 | Vcc | 0 | EPROM power supply pin. |
| - | 65 | N.C. | 0 | Internally connected. These pins always left open. |
|  | 76 |  |  |  |
|  | $\begin{aligned} & 81 \\ & 90 \end{aligned}$ |  |  |  |

*1 : MDP-64C-P02
*2 : MQP-64C-P01

## MB89530 Series

## I/O CIRCUIT TYPES

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A |  | Oscillator feedback resistance <br> - High speed side = approx. $1 \mathrm{M} \Omega$ <br> - Low speed side = approx. $10 \mathrm{M} \Omega$ |
| B |  | - Hysteresis input <br> - Pull-down resistance built-in to MB89537/537C MB89538/538C |
| C |  | - Pull-up resistance approx. $50 \mathrm{k} \Omega$ <br> - Hysteresis input |
| D |  | - CMOS I/O <br> - Software pull-up resistance can be used. Approx. $50 \mathrm{k} \Omega$ |
| E |  | - CMOS I/O <br> - Software pull-up resistance can be used. Approx. $50 \mathrm{k} \Omega$ |

(Continued)

## MB89530 Series

(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| G |  | - N-ch open drain output <br> - Hysteresis input <br> - CMOS input |
| H | Analog input | - N-ch open drain output <br> - Analog input (A/D converter) |
| 1 |  | - Hysteresis input <br> - CMOS input <br> - Software pull-up resistance can be used. Approx. $50 \mathrm{k} \Omega$ |
| J |  | - CMOS input <br> - Software pull-up resistance can be used. Approx. $50 \mathrm{k} \Omega$ |

## MB89530 Series

## HANDLING DEVICES

## 1. Preventing Latchup

Care must be taken to ensure that maximum voltage ratings are not exceeded (to prevent latchup). When CMOS integrated circuit devices are subjected to applied voltages higher than Vcc at input and output pins (other than medium- and high-withstand voltage pins), or to voltages lower than Vss, as well as when voltages in excess of rated levels are applied between Vcc and Vss, the phenomenon known as latchup can occur.
When a latchup condition occurs, supply current can increase dramatically and may destroy semiconductor elements. In using semiconductor devices, always take sufficient care to avoid exceeding maximum ratings.

Also when switching power on or off to analog systems, care must be taken that analog power supplies (AVCC, AVR) and analog input signals do not exceed the level of the digital power supply.

## 2. Power Supply Voltage Fluctuations

Keep supply voltage levels as stable as possible.
Even within the warranted operating range of the Vcc supply voltage, sudden changes in supply voltage can cause abnormal operation. As a measure for stability, it is recommended that the Vcc ripple fluctuation (peak to peak value) should be kept within $10 \%$ of the reference Vcc value on commercial power supply ( $50 \mathrm{~Hz}-60 \mathrm{~Hz}$ ), and instantaneous voltage fluctuations such as at power-on and shutdown should be kept within a transient variability limit of $0.1 \mathrm{~V} / \mathrm{ms}$.

## 3. Treatment of Unused Input Pins

If unused input pins are left open, abnormal operation may result. Any unused input pins should be connected to pull-up or pull-down resistance.

## 4. Treatment of N.C. Pins

Any pins marked ' $N$ ' (not connected) must be left open.

## 5. Treatment of Power Supply Pins on Models with Built-in A/D Converter

Even when $A / D$ converters are not in use, pins should be connected so that $A V c c=V_{c c}$, and $A V s s=A V R=V_{s s}$.

## 6. Precautions for Use of External Clock

Even when an external clock signal is used, an oscillator stabilization wait period is used after power-on reset, or escape from sub clock mode or stop mode.

## 7. Execution of Programs on RAM

Debugging of programs executed on RAM cannot be performed even when using the MB89PV530.

## 8. Wild Register Functions

Wild registers cannot be debugged with the MB89PV530 and tools. To verify operations, actual in-device testing on the MB89P538 or MB89F538L is advised.

## MB89530 Series

## 9. Details on Handling C Terminal of MB89530 Series

The MB89530 series contains the following products. The regulator integrated model and the regulator-less model have different performance characteristics.

| Part No. | Operation Voltage | integrated model | Terminal type | Terminal treatments |
| :---: | :---: | :---: | :---: | :---: |
| MB89PV530 | 2.7 V to 5.5 V | Not included | N.C terminal | Not required |
| MB89P538 |  | Included | C terminal | Fixed to Vcc |
|  |  | Not included |  | Fixed to Vss |
| MB89537/537C | 2.2 V to 3.6 V |  | N.C terminal | Not required |
| MB89538/538C |  |  |  |  |
| MB89F538L | 2.3 V to 3.6 V |  |  |  |

Although these product models have the same internal resources, the operation sequence after a power-on reset is different between the regulator integrated model and regulator-less model.
The operation sequence after a power-on reset of each model is shown below.


As above, the regulator integrated model starts the CPU behind the regulator-less model. This is because the regulator requires a settling time for normal operation.
The MB89P538 offers a choice of regulator-integrated and regulator-less models selectable depending on the C-terminal treatment. Use the right one for your mask board.

## 10. Note to Noise In the External Reset Pin ( $\overline{\text { RST }}$ )

If the reset pulse applied to the external reset pin ( $\overline{\mathrm{RST}}$ ) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin (RST).

## MB89530 Series

## PROGRAMMING AND ERASING FLASH MEMORY ON THE MB89F538L

## 1. Flash Memory

The flash memory is located between 4000 н and FFFFH in the CPU memory map and incorporates a flash memory interface circuit that allows read access and program access from the CPU to be performed in the same way as mask ROM. Programming and erasing flash memory is also performed via the flash memory interface circuit by executing instructions in the CPU. This enables the flash memory to be updated in place under the control of the CPU, providing an efficient method of updating program and data.

## 2. Flash Memory Features

- 48 K byte $\times 8$-bit configuration : ( $16 \mathrm{~K}+8 \mathrm{~K}+8 \mathrm{~K}+16 \mathrm{~K}$ sectors)
- Automatic programming algorithm (Embedded algorithm* : Equivalent to MBM29LV200)
- Includes an erase pause and restart function
- Data polling and toggle bit for detection of program/erase completion
- Detection of program/erase completion via CPU interrupt
- Compatible with JEDEC-standard commands
- Sector Erasing (sectors can be combined in any combination)
- No. of program/erase cycles : 10,000 (Min)
* : Embedded Algorithm is a trademark of Advanced Micro Devices.


## 3. Procedure for Programming and Erasing Flash Memory

Programming and reading flash memory cannot be performed at the same time. Accordingly, to program or erase flash memory, the program must first be copied from flash memory to RAM so that programming can be performed without program access from flash memory.

## 4. Flash Memory Register

- Control status register (FMCS)
$\square$


## MB89530 Series

## 5. Sector Configuration

The table below shows the sector configuration of flash memory and lists the addresses of each sector for both during CPU access a flash memory programming.

- Sector configuration of flash memory

| FLASH Memory | CPU Address | Programmer Address* |
| :---: | :---: | :---: |
| 16 K bytes | $\mathrm{FFFFF}_{\mathrm{H}}$ to COOOH | 1FFFFFH to 1-000 ${ }_{\text {H }}$ |
| 8 K bytes | BFFF\% to $\mathrm{A000} \mathrm{H}$ | 1BFFF\% to 1A000 |
| 8 K bytes | 9FFFH to 8000 ${ }_{\text {H }}$ | 19FFF to 18000 н |
| 16 K bytes | 7FFF to 4000н | 17FFFr to 14000 |

*: The programmer address is the address to be used instead of the CPU address when programming data from a parallel flash memory programmer. Use the programmer address on programming or erasing using a generalpurpose parallel programmer.
6. ROM Programmer Adaptor and Recommended ROM Programmers

| Part number | Package | Adaptor Part No. | Recommended Programmer <br> Manufacturer and Model |
| :--- | :---: | :---: | :---: |
|  |  | Ando Electric Co., Ltd. |  |
| MB89F538L-101PF <br> MB89F538L-201PF | FPT-64P-M06 | FLASH-64QF-32DP-8LF |  |
| MB89F538L-101PFM <br> MB89F538L-201PFM | FPT-64P-M09 | FLASH-64QF2-32DP-8LF2 | AF9708* |
| MB89F538L-101P-SH <br> MB89F538L-201P-SH | DIP-64P-M01 | FLASH-64SD-32DP-8LF |  |
| MB89F538L-101PV4 <br> MB89F538L-201PV4 | LCC-64P-M19 | FLASH-64BCC-32DP-8LF |  |

*: For the version of the programmer, contact the Flash Support Group, Inc.

- Enquiries

Sunhayato Corp. : TEL : +81-3-3984-7791
FAX : +81-3-3971-0535
E-mail : adapter@sunhayato.co.jp
Flash Support Group, Inc. : FAX : +81-53-428-8377
E-mail : support@j-fsg.co.jp

## MB89530 Series

## ■ ONE-TIME WRITING SPECIFICATIONS WITH PROM AND EPROM MICROCONTROLLERS

The MB89P538 has a PROM mode with functions equivalent to the MBM27C1001, allowing writing with a general purpose ROM writer using a proprietary adapter. Note, however, that the use of electronic signature mode is not supported.

- ROM writer adapters

With some ROM writers, stability of writing performance is enhanced by placing an $0.1 \mu \mathrm{~F}$ capacitor between the Vcc and Vss pins. The following table lists adapters for use with ROM writers.

ROM Writer Adapters

| Part number | Package | Compatible adapter |
| :--- | :---: | :---: |
| MB89P538-101PF <br> MB89P538-201PF | FPT-64P-M06 | ROM-64QF-32DP-8LA2*1 |
| MB89P538-101PFM <br> MB89P538-201PFM | FPT-64P-M09 | ROM-64QF2-32DP-8LA |
| MB89P538-101P-SH <br> MB89P538-201P-SH | DIP-64P-M01 | ROM-64SD-32DP-8LA2*1 |
| MB89P538-101P-PV <br> MB89P538-201P-PV | LCC-64P-M16*2 | ROM-64BCC-32DP-8LA-FJ |

Inquiries should be addressed to
Sunhayato Corp. : TEL : +81-3-3984-7791
FAX : +81-3-3971-0535
E-mail : adapter@sunhayato.co.jp
*1: Version 3 or later should be used.
*2 : Only for ES

- Memory map for EPROM mode

The following illustration shows a memory map for EPROM mode. There are no PROM options.


## MB89530 Series

- Recommended screening conditions

Before one-time writing of microcontroller programs to PROM, high temperature aging is recommended as a screening process for chips before they are mounted.
The following diagram shows the flow of the screening process.


- About writing yields

The nature of chips before one-time writing of microcontroller programs to PROM prevents the use of all-bit writing tests. Therefore it is not possible to guarantee writing yields of $100 \%$ in some cases.

## MB89530 Series

## EPROM WRITING TO PIGGY-BACK/EVALUATION CHIPS

This section describes methods of writing to EPROM on piggy-back/evaluation chips.

- EPROM model

MBM27C512-20TV

- Writer adapter

For writing to EPROM using a ROM writer, use one of the writer adapters shown below (manufactured by Sunhayato Corp.) .

| Package | Adapter socket model |
| :---: | :---: |
| LCC-32 (rectangular) | ROM-32LC-28DP-YG |

Inquiries should be addressed to
Sunhayato Corp. : TEL : +81-3-3984-7791
FAX : +81-3-3971-0535
E-mail : adapter@sunhayato.co.jp

- Memory Space


## Piggy-back/Evaluation Memory Map



- Writing to EPROM

1) Set up the EPROM writer for the MBM27C512.
2) Load program data to the ERPOM writer, in the area 4000 н - FFFFн.
3) Use the EPROM writer to write to the area 4000 н - FFFFн.

## MB89530 Series

## BLOCK DIAGRAM


*1 : P47/INT27/ADST pins except for MB89F538L, MOD2 pin for MB89F538L
*2 : P63/INT13, P64 pins for single-clock, X0A, X1A pins for dual-clock

## MB89530 Series

## - CPU CORE

## 1. Memory Space

The MBM89530 series has 64 KB of memory space, containing all I/O, data areas, and program areas. The I/ $O$ area is located at the lowest addresses, with the data area placed immediately above. The data area can be partitioned into register areas, stack areas, or direct access areas depending on the application. The program area is located at the opposite end of memory, closest to the highest addresses, and the highest part of this area is assigned to the tables of interrupt and reset vectors and vector call instructions. The following diagram shows the structure of memory space in the MB89530 series.

- Memory Map

*1 : The external ROM area is on the MBM89PV530 only.
*2 : Vector tables (reset, interrupt, vector call instructions)


## MB89530 Series

## 2. Registers

The F²MC-8L series has two types of registers, dedicated-use registers within the CPU, and general-purpose registers in memory.
The dedicated-use registers are the following.
Program counter (PC) : 16-bit length, shows the location where instructions are stored.
Accumulator (A) : 16-bit length, a temporary memory register for calculation operations. The lower byte is used for 8-bit data processing instructions.
Temporary accumulator ( T ) : 16-bit length, performs calculations with the accumulator. The lower byte is used for 8-bit data processing instructions.
Index register (IX) : 16-bit length, a register for index modification.
Extra pointer (EP) : 16-bit length, a pointer indicating memory addresses.
Stack pointer (SP) : 16-bit length, indicates stack areas.
Program status (PS) : 16-bit length, contains register pointer and condition code.


In addition, the PS register can be divided so that the upper 8 bits are used as a register bank pointer (RP), and the lower 8 bits as a condition code register (CCR). (See the following illustration.)

- Program status register configuration



## MB89530 Series

The RP register shows the address of the register bank currently being used, so that the RP value and the actual address are related by the conversion rule shown in the following illustration.

- General purpose register area real address conversion principle

Operation code lower

Address generated

|  |  |  |  |  |  |  |  | RP upper |  |  |  | Operation code lower |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "0" | "0" | "0" | "0" | "0" | "0" | "0" | "1" | R4 | R3 | R2 | R1 | R0 | b2 | b1 | b0 |
| $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\dagger$ | $\downarrow$ | $\dagger$ | $\downarrow$ | $\dagger$ | $\downarrow$ |
| A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |

The CCR register has bits that show the content of results of calculations and transferred data, and bits that control CPU operation during interrupts.

H-flag : Set to 1 if calculations result in carry or borrow operations from bit 3 to bit 4 , otherwise set to 0 . This flag is used for decimal correction instructions.
I -flag : This flag is set to 1 if interrupts are enabled, and 0 if interrupts are prohibited. The default value at reset is 0 .
IL1, 0 : Indicates the level of the currently permitted interrupts. Only interrupt requests having a more powerful level than the value of these bits will be processed.

| IL1 | ILO | Interrupt level | Strength |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | Strong $\Delta$ |
| 0 | 1 |  |  |
| 1 | 0 | 2 |  |
| 1 | 1 | 3 | Weak |

N -flag : Set to 1 if the highest bit is 1 after a calculation, otherwise cleared to 0 .
Z-flag : Set to 1 if a calculation result is 0 , otherwise cleared to 0 .
V-flag : Set to 1 if a two's complement overflow results during a calculation, otherwise cleared to 0 .
C-flag : Set to 1 if a calculation results in a carry or borrow operation from bit 7 , otherwise cleared to 0 . This is also the shift-out value in a shift instruction.

In addition, the following general purpose registers are available.

General purpose registers: 8-bit length, used to contain data.

The general purpose registers are 8 -bit registers located in memory. There are eight such registers per bank, and the MB89530 series have up to 32 banks for use. The bank currently in use is indicated by the register bank pointer (RP).

## MB89530 Series

-Register bank configuration
on -
n

$$
=0100 \mathrm{H}+8 \times(\text { RP })
$$



## MB89530 Series

I/O MAP

| Address | Register name | Register description | Write/Read | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| 00H | PDR0 | Port 0 data register | R/W | XXXXXXXX |
| 01н | DDR0 | Port 0 direction register | W | $0000000{ }^{\text {B }}$ |
| 02H | PDR1 | Port 1 data register | R/W | XXXXXXXX |
| 03н | DDR1 | Port 1 direction register | W | 00000000 B |
| 04 to 06н | (Reserved area) |  |  |  |
| 07H | SYCC | System clock control register | R/W | X-1 MM1 008 |
| 08н | STBC | Standby control register | R/W | 00010---в |
| 09н | WDTC | Watchdog control register | R/W | 0---ХХХХв |
| ОАн | TBTC | Time base timer control register | R/W | 00---000в |
| OBн | WPCR | Watch prescaler control register | R/W | 00--0000в |
| 0С | PDR2 | Port 2 data register | R/W | XXXXXXXX |
| ODH | DDR2 | Port 2 direction register | R/W | $00000000{ }^{\text {b }}$ |
| ОЕн | PDR3 | Port 3 data register | R/W | XXXXXXXX |
| OF\% | DDR3 | Port 3 direction register | R/W | $00000000{ }^{\text {b }}$ |
| 10н | PDR4 | Port 4 data register | R/W | XXXX 11 ХХв |
| 11н | DDR4 | Port 4 direction register | R/W | 0000--00в |
| 12н | PDR5 | Port 5 data register | R/W | 11111111 в |
| 13н | PDR6 | Port 6 data register | R | XXXXXXXX |
| 14 H to 21 H | (Reserved area) |  |  |  |
| 22н | SMC11 | Serial mode control register 1 (UART) | R/W | 00000000 B |
| 23- | SRC1 | Serial route control register (UART) | R/W | --011000в |
| 24H | SSD1 | Serial status and data register (UART) | R/W | 00100-1Хв |
| 25 | $\begin{aligned} & \text { SIDR1/ } \\ & \text { SODR1 } \end{aligned}$ | Serial input/output data register (UART) | R/W | ХХХХХХХХХ |
| 26н | SMC12 | Serial mode control register 2 (UART) | R/W | --100001в |
| 27 | CNTR1 | PWM control register 1 | R/W | 0000000 B |
| 28н | CNTR2 | PWM control register 2 | R/W | 000-0000в |
| 29- | CNTR3 | PWM control register 3 | R/W | -000----в |
| 2 Ан $^{\text {¢ }}$ | COMR1 | PWM compare register 1 | W | XXXXXXXX |
| 2Bн | COMR2 | PWM compare register 2 | W | XXXXXXXX |
| 2 CH | PCR1 | PWC pulse width control register 1 | R/W | 000-000в |
| 2D | PCR2 | PWC pulse width control register 2 | R/W | $00000000^{\text {B }}$ |
| 2 Ен | RLBR | PWC reload buffer register | R/W | XXXXXXXX |
| 2 F | SMC21 | Serial mode control register 1 (UART/SIO) | R/W | 00000000 в |
| 30н | SMC22 | Serial mode control register 2 (UART/SIO) | R/W | 00000000 в |
| 31H | SSD2 | Serial status and data register (UART/SIO) | R/W | 00001---в |
| 32н | $\begin{aligned} & \text { SIDR2/ } \\ & \text { SODR2 } \end{aligned}$ | Serial data register (UART/SIO) | R/W | XXXXXXXX |

(Continued)

## MB89530 Series

| Address | $\begin{aligned} & \text { Register } \\ & \text { name } \end{aligned}$ | Register description | Write/Read | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| 33н | SRC2 | Baud rate generator reload register | R/W | XXXXXXXXв |
| 34 | ADC1 | A/D control register 1 | R/W | 000000-0в |
| 35 | ADC2 | A/D control register 2 | R/W | -0000001в |
| 36н | ADDL | A/D data register low | R/W | XXXXXXXX |
| 37 | ADDH | A/D data register high | R/W | -----000 |
| 38н | PPGC2 | PPG2 control register (12-bit PPG) | R/W | 00000000 в |
| 39н | PRL22 | PPG2 reload register 2 (12-bit PPG) | R/W | 0X0000008 |
| ЗАн | PRL21 | PPG2 reload register 1 (12-bit PPG) | R/W | XX0000008 |
| 3Вн | PRL23 | PPG2 reload register 3 (12-bit PPG) | R/W | XX0000008 |
| $3 \mathrm{CH}_{\mathrm{H}}$ | TMCR | 16-bit timer control register | R/W | $-0^{-000008}$ |
| 3D | TCHR | 16-bit timer counter register high | R/W | $00000000_{B}$ |
| ЗЕн | TCLR | 16-bit timer counter register low | R/W | $00000000_{B}$ |
| 3 FH | EIC1 | External interrupt 1 control register 1 | R/W | 00000000B |
| 40н | EIC2 | External interrupt 1 control register 2 | R/W | $00000000_{B}$ |
| 41н to 48н | (Reserved area) |  |  |  |
| 49н | DDCR | DDC select register | R/W | ---0в |
| 4Ан to 4Вн | (Reserved area) |  |  |  |
| 4 CH | PPGC1 | PPG1 control register (12-bit PPG) | R/W | $00000000_{B}$ |
| 4D | PRL12 | PPG1 reload register 2 (12-bit PPG) | R/W | 0X000000в |
| 4Ен | PRL11 | PPG1 reload register 1 (12-bit PPG) | R/W | XX000000в |
| 4 FH | PRL13 | PPG1 reload register 3 (12-bit PPG) | R/W | XX0000008 |
| 50 | IACR | ${ }^{12} \mathrm{C}$ address control register | R/W | ----000в |
| 51н | IBSR | $1^{2} \mathrm{C}$ bus status register | R | $00000000^{\text {B }}$ |
| 52н | IBCR | $1^{2} \mathrm{C}$ bus control register | R/W | 00000000 в |
| 53н | ICCR | $1^{12} \mathrm{C}$ clock control register | R/W | $000 \times \mathrm{XXXX}$ в |
| 54 | IADR | ${ }^{1} \mathrm{C}$ C address register | R/W |  |
| 55 | IDAR | $1^{2} \mathrm{C}$ data register | R/W | XXXXXXXX ${ }^{\text {¢ }}$ |
| 56 | EIE2 | External interrupt 2 control register | R/W | 00000000в |
| 57 | EIF2 | External interrupt 2 flag register | R/W | ------0в |
| 58н | RCR1 | 6-bit PPG control register 1 | R/W | 00000000 в |
| 59н | RCR2 | 6-bit PPG control register 2 | R/W | 0X000000в |
| 5 Ан $^{\text {¢ }}$ | CKR | Clock output control register | R/W | -----00в |
| 5Bн to 6FH | (Reserved area) |  |  |  |
| 70н | SMR | Serial mode register (SIO) | R/W | 00000000 в |
| 71 ${ }^{\text {H}}$ | SDR | Serial data register (SIO) | R/W | XXXXXXXX ${ }^{1}$ |
| 72н | PURR0 | Port 0 pull-up resistance register | R/W | 11111111 B |
| 73н | PURR1 | Port 1 pull-up resistance register | R/W | 111111118 |
| 74 | PURR2 | Port 2 pull-up resistance register | R/W | 111111118 |
| 75 | PURR3 | Port 3 pull-up resistance register | R/W | 111111118 |

(Continued)

## MB89530 Series

(Continued)

| Address | Register name | Register description | Write/Read | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| 76н | PURR4 | Port 4 pull-up resistance register | R/W | 1111--11в |
| 77 | WREN | Wild register enable register | R/W | --000000в |
| 78н | WROR | Wild register data test register | R/W | --000000в |
| 79н | PURR6 | Port 6 pull-up resistance register | R/W | ---11111в |
| 7Ан | FMCS | FLASH control status register | R/W | 000X00-0в |
| 7Вн | ILR1 | Interrupt level setting register 1 | W | $11111111^{\text {B }}$ |
| 7 CH | ILR2 | Interrupt level setting register 2 | W | 111111118 |
| 7D | ILR3 | Interrupt level setting register 3 | W | 111111118 |
| 7Ен | ILR4 | Interrupt level setting register 4 | W | $11111111_{B}$ |
| 7 FH | ITR | Interrupt test register | Access prohibited | ХХХХХХ0 0в |
| C80H | WRARH1 | Upper address setting register 1 | R/W | XXXXXXXX |
| C81н | WRARL1 | Lower address setting register 1 | R/W | XXXXXXXX |
| С82н | WRDR1 | Data setting register 1 | R/W | XXXXXXXX |
| С83н | WRARH2 | Upper address setting register 2 | R/W | XXXXXXXX |
| С84н | WRARL2 | Lower address setting register 2 | R/W | XXXXXXXX |
| C85 ${ }^{\text {}}$ | WRDR2 | Data setting register 2 | R/W | XXXXXXXX |
| C86н | WRARH3 | Upper address setting register 3 | R/W | XXXXXXXX |
| C87н | WRARL3 | Lower address setting register 3 | R/W | XXXXXXXX |
| C88H | WRDR3 | Data setting register 3 | R/W | XXXXXXXX |
| С89н | WRARH4 | Upper address setting register 4 | R/W | XXXXXXXX |
| С8Ан | WRARL4 | Lower address setting register 4 | R/W | XXXXXXXX |
| С8Bн | WRDR4 | Data setting register 4 | R/W | XXXXXXXX |
| C8CH | WRARH5 | Upper address setting register 5 | R/W | XXXXXXXX |
| C8D | WRARL5 | Lower address setting register 5 | R/W | XXXXXXXX |
| С8Ен | WRDR5 | Data setting register 5 | R/W | XXXXXXXX |
| C8FH | WRARH6 | Upper address setting register 6 | R/W | XXXXXXXX |
| $\mathrm{C9OH}$ | WRARL6 | Lower address setting register 6 | R/W | XXXXXXXX |
| C91H | WRDR6 | Data setting register 6 | R/W | XXXXXXXX |

- Description of write/read symbols :

R/W : read/write enabled
R : Read only
W : Write only

- Description of initial values :

0 : This bit initialized to " 0 ".
1 : This bit initialized to " 1 ".
$X$ : The initial value of this bit is not determined.
M : The initial value of this bit is a mask option.

- : This bit is not used.

Note : Do not use reserved spaces.

## MB89530 Series

## ■ ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

$(\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V})$

| Parameter | Symbol | Rating |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Supply voltage | Vcc <br> AVcc | Vss - 0.3 | Vss +4.0 | V | MB89537/538 <br> MB89537C/538C <br> MB89F538L |
|  | AVR | Vss - 0.3 | Vss +4.0 | V |  |
|  | Vcc AV cc | Vss - 0.3 | Vss +6.0 | V | MB89P538 MB89PV530 |
|  | AVR | Vss - 0.3 | Vss +6.0 | V |  |
| Input voltage | V | Vss - 0.3 | V $\mathrm{cc}+0.3$ | V | Other than P42, P43 |
|  |  | Vss - 0.3 | Vss +6.0 | V | Only P42, P43 |
| Output voltage | Vo | Vss - 0.3 | V $\mathrm{cc}+0.3$ | V | Other than P42, P43 |
|  |  | Vss - 0.3 | Vss +6.0 | V | Only P42, P43 |
| Maximum clamp current | Iclamp | -2.0 | + 2.0 | mA | *2 |
| Total maximum clamp current | $\Sigma \mid$ Ilcamp \| | - | 20 | mA | *2 |
| "L" level maximum output current | lo | - | 15 | mA |  |
| "L" level average output current | lolav | - | 4 | mA | Average value (operating current $\times$ operating duty) |
| "L" level maximum total output current | Elo | - | 100 | mA |  |
| "L" level average total output current | Elolav | - | 40 | mA | Average value (operating current $\times$ operating duty) |
| "H" level maximum output current | Іон | - | -15 | mA |  |
| "H" level average output current | lohav | - | -4 | mA | Average value (operating current $\times$ operating duty) |
| "H" level maximum total output current | Гloн | - | -50 | mA |  |
| "H" level average total output current | Elohav | - | -20 | mA | Average value (operating current $\times$ operating duty) |
| Current consumption | PD | - | 300 | mW |  |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | Tstg | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |

*1 : AVcc and Vcc are to be used at the same potential. AVR should not exceed AVcc +0.3 V .
*2 : • Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40, P41, P44 to P47, P50 to P57, P60 to P64

- Use within recommended operating conditions.
- Use at DC voltage (current) .
(Continued)


## MB89530 Series

## (Continued)

- The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the $\mathrm{V}_{\mathrm{cc}} \mathrm{pin}$, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V ), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on result.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
- Sample recommended circuits :
- Input/Output Equivalent circuits
$+B$ input ( 0 V to 16 V )


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## MB89530 Series

## 2. Recommended Operating Conditions

(AVss $=\mathrm{Vss}=0 \mathrm{~V})$

| Parameter | Symbol | Value |  | Unit | Remarks |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |  |
| Supply voltage | Vcc, AV cc | 2.2* | 3.6 | V | Range warranted for normal operation | MB89537/538 <br> MB89537C/ <br> 538C |
|  |  | 1.5 | 3.6 | V | RAM status in stop mode |  |
|  |  | 2.4 | 3.6 | V | Range warranted for normal operation | MB89F538L |
|  |  | 1.5 | 3.6 | V | RAM status in stop mode |  |
|  |  | 2.7* | 5.5 | V | Range warranted for normal operation | MB89P538 MB89PV530 |
|  |  | 1.5 | 5.5 | V | RAM status in stop mode |  |
|  | AVR | 2.4 | AV cc | V |  |  |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |  |

*: Varies according to frequency used, and instruction cycle.
See "Operating voltage vs. operating frequency (MB89537/MB89538/MB89537C/MB89538C) and (MB89P538/ MB89PV530) " and "5. A/D Converter Electrical Characteristics".

Operating voltage vs. operating frequency (MB89537/MB89538/MB89537C/MB89538C)


## MB89530 Series

Operating voltage vs. operating frequency (MB89F538L)


## MB89530 Series

Operating voltage vs. operating frequency (MB89P538/MB89PV530)


WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## MB89530 Series

## 3. DC Characteristics

$\left(\mathrm{AV} \mathrm{cc}=\mathrm{V} \mathrm{cc}=3.0 \mathrm{~V}, \mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| "H" level input voltage | $\mathrm{V}_{\text {H }}$ | $\begin{aligned} & \text { P00 to P07, P10 to P17, } \\ & \text { P20 to P27, P30 to P37, } \\ & \text { P40 to P47, P60 to P64, } \\ & \text { SI1, SI2 } \end{aligned}$ | - | 0.7 Vcc | - | $\mathrm{Vcc}+0.3$ | V |  |
|  | Vihs | $\overline{\mathrm{RST}}, \mathrm{MODO}, \mathrm{MOD} 1$, INT20 to INT27, UCK1, UI1, INT10 to INT13, SCK1, EC, PWCK, PWC, SCK2, UCK2, UI2, ADST | - | 0.8 Vcc | - | $\mathrm{Vcc}+0.3$ | V |  |
|  | VIHSmb | SCL, SDA | - | Vss +1.4 | - | Vss +5.5 | V | With SMB input buffer selected* |
|  | V $\mathrm{H}_{\text {IIC }}$ |  | - | 0.7 Vcc | - | Vss +5.5 | V | With $I^{2} \mathrm{C}$ input buffer selected* |
| "L" level input voltage | VIL | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P64, SI1, SI2 | - | Vss - 0.3 | - | 0.3 Vcc | V |  |
|  | Vils | $\overline{\mathrm{RST}}, \mathrm{MODO}, \mathrm{MOD} 1$, INT20 to INT27, UCK1, UI1, INT10 to INT13, SCK1, EC, PWCK, PWC, SCK2, UCK2, UI2, ADST | - | Vss - 0.3 | - | 0.2 Vcc | V |  |
|  | VILSmb | SCL, SDA | - | Vss - 0.3 | - | Vss +0.6 | V | With SMB input buffer selected* |
|  | VILİ |  | - | Vss - 0.3 | - | 0.3 Vcc | V | With $I^{2} \mathrm{C}$ input buffer selected* |
| Open drain output applied voltage | V ${ }_{\text {d } 1}$ | P50 to P57 | - | Vss - 0.3 | - | $\mathrm{Vcc}+0.3$ | V |  |
|  | V ${ }^{2}$ | P42, P43 |  |  |  | Vss +5.5 | V |  |
| "H" level output voltage | Vон | P00 to P07, P10 to P17, P20 to P24, P30 to P37, P40, P41, P44 to P47 | $\begin{aligned} & \text { loн }= \\ & -2.0 \mathrm{~mA} \end{aligned}$ | 2.4 | - | - | V |  |
|  |  | P25 to P27 | $\begin{aligned} & \text { loн }= \\ & -3.0 \mathrm{~mA} \end{aligned}$ |  |  |  |  |  |
| "L" level output voltage | Vol | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, $\overline{\text { RST }}$ | $\begin{aligned} & \mathrm{loL}= \\ & 4.0 \mathrm{~mA} \end{aligned}$ | - | - | 0.4 | V |  |
| Input leak current (Hi-Z output leak current) | lL | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P64 | $\begin{aligned} & 0.0 \mathrm{~V}<\mathrm{V}_{1} \\ & <\mathrm{V}_{\mathrm{cc}} \end{aligned}$ | -5 | - | +5 | $\mu \mathrm{A}$ | With no pull-up resistance specified |

(Continued)

## MB89530 Series

(Continued)
$\left(\mathrm{AV}_{\mathrm{cc}}=\mathrm{V} \mathrm{cc}=3.0 \mathrm{~V}, \mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Open drain output leak current | 1 lod | P42, P43 | $\begin{aligned} & 0.0 \mathrm{~V}<\mathrm{V}_{1}<\mathrm{V}_{\mathrm{ss}} \\ & +5.5 \mathrm{~V} \end{aligned}$ | - | - | +5 | $\mu \mathrm{A}$ |  |
| Pull-up resistance | Rpull | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40, P41, P44 to P47, P60 to P64, RST | $\mathrm{V}_{1}=0.0 \mathrm{~V}$ | 25 | 50 | 100 | k $\Omega$ | With pull-up resistance is selected. The $\overline{\text { RST signal is }}$ excluded. |
| Supply current | Iccı | V cc | $\begin{aligned} & \mathrm{F} \mathrm{cH}=10.0 \mathrm{MHz} \\ & \text { tinst }=0.4 \mu \mathrm{~s} \end{aligned}$ | - | 6 | 10 | mA | Normal operation |
|  |  |  |  | - | - | 45 | mA | FLASH memory programming/erase MB89F538L |
|  | Icc2 |  | $\begin{aligned} & \text { Fch }=10.0 \mathrm{MHz} \\ & \text { tinst }=6.4 \mu \mathrm{~s} \end{aligned}$ | - | 1.5 | 3 | mA |  |
|  | Iccs1 |  | $\begin{aligned} & \begin{array}{l} \text { FcH }=10.0 \mathrm{MHz} \\ \text { tinst }=0.4 \mu \mathrm{~s} \end{array} \end{aligned}$ | - | 2 | 4 | mA | Sleep mode |
|  | Iccs2 |  | $\begin{aligned} & \mathrm{F}_{\mathrm{cH}}=10.0 \mathrm{MHz} \\ & \text { tinst }=6.4 \mu \mathrm{~s} \end{aligned}$ | - | 1 | 2 | mA | Sleep mode |
|  | Iccı |  | Fcl $=32.768 \mathrm{kHz}$ | - | 1 | 3 | mA | Sub mode MB89P538/PV530 |
|  |  |  | $\begin{aligned} & \text { FCL }=32.768 \mathrm{kHz} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | - | 35 | 90 | $\mu \mathrm{A}$ | Sub mode MB89F538L |
|  |  |  | FcL $=32.768 \mathrm{kHz}$ | - | 20 | 50 | $\mu \mathrm{A}$ | Sub mode MB89537/538 MB89537C/538C |
|  | Iccıs |  | Fcı $=32.768 \mathrm{kHz}$ | - | 15 | 30 | $\mu \mathrm{A}$ | Sub, sleep modes Except MB89F538L |
|  |  |  | $\begin{aligned} & \text { FCL }=32.768 \mathrm{kHz} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | - | 15 | 30 | $\mu \mathrm{A}$ | Watch mode, main stop MB89F538L |
|  | Ісст |  | Fcl $=32.768 \mathrm{kHz}$ | - | 5 | 15 | $\mu \mathrm{A}$ | Watch mode, main stop Except MB89F538L |
|  |  |  | $\begin{aligned} & \text { FcL }=32.768 \mathrm{kHz} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | - | 5 | 15 | $\mu \mathrm{A}$ | Sub, sleep modes MB89F538L |
|  | Iсch |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | - | 1 | 5 | $\mu \mathrm{A}$ | Sub, stop modes |
|  | IA | AVcc | $\mathrm{F}_{\text {сн }}=10.0 \mathrm{MHz}$ | - | 1 | 3 | mA | A/D conversion running |
|  | lah |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | - | 1 | 5 | $\mu \mathrm{A}$ | A/D stopped |
| Input capacitance | Cin | Except Vcc, Vss, AVcc, AVss | $\mathrm{f}=1 \mathrm{MHz}$ | - | 5 | 15 | pF |  |

* : The MB89PV530/P538/F538L/537C/538C have a built-in I ${ }^{2} \mathrm{C}$ function, and a choice of input buffers by software setting. The MB89537/538 have no built-in $I^{2} \mathrm{C}$ functions, and therefore this standard does not apply.


## MB89530 Series

## 4. AC Characteristics

(1) Reset Timing

$$
\left(\mathrm{V} \mathrm{cc}=3.0 \mathrm{~V}, \mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |
| $\overline{\text { RST }} \mathrm{L}$ " pulse width | tzzzH | - | 48 thcyl | - | ns |  |

Notes : $\bullet$ thcy is the main clock oscillator period.

- If the reset pulse applied to the external reset pin ( $\overline{\mathrm{RST}}$ ) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin ( $\overline{\mathrm{RST}}$ ) .

(2) Power-on Reset

$$
\left(\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |
| Power on time | $\mathrm{t}_{R}$ | - | 0.5 | 50 | ms |  |
| Power shutoff time | toff | - | 1 | - | ms | For repeated <br> operation |

Note : Be sure that the power supply will come on within the selected oscillator stabilization period. Also, when varying the supply voltage during operation, it is recommended that the supply voltage be increased gradually.


## MB89530 Series

(3) Clock Timing Standards


- $\mathrm{X0} 0, \mathrm{X} 1$ timing and application conditions

- Clock application conditions


Using an external clock signal


## MB89530 Series

- X0A, X1A timing and application conditions

- Clock application conditions

Using a crystal oscillator
or
ceramic oscillator


Using an external clock
signal

(4) Instruction Cycle

$$
\text { (AVss }=\mathrm{Vss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \text { ) }
$$

| Parameter | Symbol | Rated value | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Instruction cycle (minimum instruction execution time) | tinst | 4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн | $\mu \mathrm{s}$ | $\begin{aligned} & \text { Operating at } \mathrm{F}_{\mathrm{CH}}=12.5 \mathrm{MHz} \\ & \left(4 / \mathrm{F}_{\mathrm{cH}}\right) \\ & \text { tinst }=0.32 \mu \mathrm{~s} \end{aligned}$ |
|  |  | 2/Fcı | $\mu \mathrm{s}$ | $\begin{aligned} & \text { Operating at } \mathrm{FcL}_{\mathrm{cL}}=32.768 \mathrm{kHz} \\ & \text { tinst }=61.036 \mu \mathrm{~s} \end{aligned}$ |

## MB89530 Series

(5) Serial I/O Timing

$$
\left(\mathrm{V} c \mathrm{cc}=3.0 \mathrm{~V}, \mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Serial clock cycle time | tscyc | SCK, UCK | Internal clock operation | 2 tinst | - | $\mu \mathrm{s}$ |  |
| SCK $\downarrow \rightarrow$ SO | tslov | SCK, SO, UCK, UO |  | -200 | +200 | ns |  |
| Valid SI $\rightarrow$ SCK $\uparrow$ | tivsh | SI, SCK, UI, UCK |  | 200 | - | ns |  |
| SCK $\uparrow \rightarrow$ valid SI hold time | tshix | SCK, SI, UCK, UI |  | 200 | - | ns |  |
| Serial clock "H" pulse width | tshsL | SCK, UCK | External clock operation | 1 tinst | - | $\mu \mathrm{s}$ |  |
| ÉSerial clock "L" pulse width | tsısH |  |  | 1 tinst | - | $\mu \mathrm{s}$ |  |
| SCK $\downarrow \rightarrow$ SO time | tstov | SCK, SO, UCK, UO |  | 0 | 200 | ns |  |
| Valid SI $\rightarrow$ SCK $\uparrow$ | tivsh | SI, SCK, UI, UCK |  | 200 | - | ns |  |
| SCK $\uparrow \rightarrow$ valid SI hold time | tshix | SCK, SI, UCK, UI |  | 200 | - | ns |  |

Note : For tinst see " (4) Instruction Cycle".

## Internal shift clock mode



## External shift clock mode

SCK
UCK
so
UO

SI
UI


## MB89530 Series

(6) Peripheral Input Timing

$$
\left(\mathrm{V} c \mathrm{cc}=3.0 \mathrm{~V}, \mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Peripheral input " H " level pulse width 1 | tııн1 | INT10 to INT13, INT20 to INT27, EC, PWC, PWCK | - | 2 tinst | - | $\mu \mathrm{S}$ |  |
| Peripheral input " L " level pulse width 1 | thwLI |  | - | 2 tinst | - | $\mu \mathrm{s}$ |  |
| Peripheral input "H" level pulse width 2 | tıин2 | ADST | - | $2^{8}$ tinst | - | $\mu \mathrm{S}$ |  |
| Peripheral input "L" level pulse width 2 | ІннL2 |  | - | $2^{8}$ tinst | - | $\mu \mathrm{s}$ |  |

Note : For tinst see " (4) Instruction Cycle".


## MB89530 Series

(7) $\mathrm{I}^{2} \mathrm{C}$ Timing
$\left(\mathrm{Vcc}=3.0 \mathrm{~V}, \mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Start condition output | tsta | $\begin{aligned} & \hline \text { SCL } \\ & \text { SDA } \end{aligned}$ | - | $\begin{gathered} \hline 1 / 4 \text { tinst } x \\ m \times n-20 \end{gathered}$ | $\begin{gathered} \hline 1 / 4 \text { tinst } x \\ m \times n+20 \end{gathered}$ | ns | Master only |
| Stop condition output | tsto | $\begin{aligned} & \hline \mathrm{SCL} \\ & \mathrm{SDA} \end{aligned}$ | - | $\begin{gathered} 1 / 4 \text { tinst } \times \\ (m \times n+8)-20 \end{gathered}$ | $\begin{gathered} 1 / 4 \text { tinst } x \\ (m \times n+8)+20 \end{gathered}$ | ns | Master only |
| Start condition detection | tsta | $\begin{aligned} & \text { SCL } \\ & \text { SDA } \end{aligned}$ | - | $1 / 4$ tinst $\times 6+40$ | - | ns |  |
| Stop condition detection | tsto | $\begin{aligned} & \text { SCL } \\ & \text { SDA } \end{aligned}$ | - | $1 / 4$ tinst $\times 6+40$ | - | ns |  |
| Restart condition output | tstasu | $\begin{aligned} & \mathrm{SCL} \\ & \mathrm{SDA} \end{aligned}$ | - | $\begin{gathered} 1 / 4 \text { tinst } \times \\ (m \times n+8)-20 \end{gathered}$ | $\begin{gathered} 1 / 4 \text { tinst } \times \\ (\mathrm{m} \times \mathrm{n}+8)+20 \end{gathered}$ | ns | Master only |
| Restart condition detection | tstasu | $\begin{aligned} & \text { SCL } \\ & \text { SDA } \end{aligned}$ | - | $1 / 4$ tinst $\times 4+40$ | - | ns |  |
| SCL output "L" width | tow | SCL | - | $\begin{gathered} 1 / 4 \text { tinst } x \\ m \times n-20 \end{gathered}$ | $\begin{gathered} \hline 1 / 4 \text { tinst } x \\ m \times n+20 \end{gathered}$ | ns | Master only |
| SCL output "H" width | tmigh | SCL | - | $\begin{gathered} 1 / 4 \text { tinst } x \\ (m \times n+8)-20 \end{gathered}$ | $\begin{gathered} 1 / 4 \text { tinst } \times \\ (\mathrm{m} \times \mathrm{n}+8)+20 \end{gathered}$ | ns | Master only |
| SDA output delay time | too | SDA | - | $1 / 4$ tinst $\times 4-20$ | $1 / 4$ tinst $\times 4+20$ | ns |  |
| Setup after SDA output interrupt interval | toosu | SDA | - | $1 / 4$ tinst $\times 4-20$ | - | ns |  |
| SCL input "L" width | tow | SCL | - | $1 / 4$ tinst $\times 6+40$ | - | ns |  |
| SCL input "H" width | thigh | SCL | - | $1 / 4$ tinst $\times 2+40$ | - | ns |  |
| SDA input setup | tsu | SDA | - | 40 | - | ns |  |
| SDA input hold | tно | SDA | - | 0 | - | ns |  |

Notes : • For tinst see " (4) Instruction Cycle".

- The value " $m$ " in the above table is the value from the shift clock frequency setting bits (CS4-CS3) in the clock control register "ICCR". For details, refer to the register description in the hardware manual.
- The value ' $n$ ' in the above table is the value from the shift clock frequency setting bits (CS2-CSO) in the clock control register "ICCR". For details, refer to the register description in the hardware manual.
- toosu appears when the interrupt period is longer than the SCL "L" width.
- The rated values for SDA and SCL assume a start up time of 0 ns .


## MB89530 Series

- I ${ }^{2} \mathrm{C}$ interface [Data sending (master/slave)]

- $I^{2} \mathrm{C}$ interface [Data sending (master/slave)]



## MB89530 Series

## 5. A/D Converter Electrical Characteristics

(1) MB89537/538/537C/538C
$\left(\mathrm{V} \mathrm{cc}=2.4 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{AV} \mathrm{ss}=\mathrm{Vss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Resolution capability | - | - | - | - | - | 10 | bit | $\mathrm{AV} \mathrm{Vcc}=\mathrm{V}_{\text {cc }}$ |
| Total error |  |  | AVR $=$ AVcc | - | - | $\pm 3.0$ | LSB |  |
| Linear error |  |  |  | - | - | $\pm 2.5$ | LSB |  |
| Differential linear error |  |  |  | - | - | $\pm 1.9$ | LSB |  |
| Zero transition voltage | Vот |  |  | $\begin{gathered} \mathrm{AV}_{\mathrm{ss}-1.5} \mathrm{LSB} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{AVss}+0.5 \\ \text { LSB } \end{gathered}$ | $\begin{gathered} \mathrm{AVss}+2.5 \\ \mathrm{LSB} \end{gathered}$ | mV |  |
| Full scale transition voltage | Vfst |  |  | $\begin{gathered} \hline \text { AVR-3.5 } \\ \text { LSB } \\ \hline \end{gathered}$ | $\begin{gathered} \text { AVR-1.5 } \\ \text { LSB } \end{gathered}$ | $\begin{gathered} \mathrm{AVR}+1.5 \\ \mathrm{LSB} \\ \hline \end{gathered}$ | mV |  |
| Inter-channel variation | - |  |  | - | - | 4.0 | LSB |  |
| Conversion time |  |  | - | - | 60 tinst | - | $\mu \mathrm{s}$ | * |
| Sampling time |  |  |  | - | 16 tinst | - | $\mu \mathrm{s}$ |  |
| Analog input current | IAIN | ANO to AN7 |  | - | - | 10 | $\mu \mathrm{A}$ |  |
| Analog input voltage | $\mathrm{V}_{\text {AIN }}$ |  |  | AVss | - | AVR | V |  |
| Reference voltage | - | AVR |  | AVss + 2.4 | - | AVcc | V |  |
| Reference voltage supply current | IR |  | A/D running | - | 200 | - | $\mu \mathrm{A}$ |  |
|  | ІRH |  | A/D off | - | - | 5 | $\mu \mathrm{A}$ |  |

*: Includes sampling time
(2) MB89F538L
$\left(\mathrm{Vcc}=2.4 \mathrm{~V}\right.$ to 3.6 V, $\mathrm{AV} \mathrm{ss}=\mathrm{V} s \mathrm{ss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Resolution capability | - | - | - | - | - | 10 | bit | $A V \mathrm{cc}=\mathrm{V}_{\mathrm{cc}}$ |
| Total error |  |  | AVR $=A V \mathrm{cc}$ | - | - | $\pm 3.0$ | LSB |  |
| Linear error |  |  |  | - | - | $\pm 2.5$ | LSB |  |
| Differential linear error |  |  |  | - | - | $\pm 1.9$ | LSB |  |
| Zero transition voltage | Vот |  |  | $\begin{gathered} \mathrm{AV}_{\mathrm{ss}-1.5} \mathrm{LSB} \end{gathered}$ | $\begin{gathered} \mathrm{A} \mathrm{Vss}_{\mathrm{ss}}+0.5 \\ \mathrm{LSB} \end{gathered}$ | $\begin{gathered} \mathrm{AVss}+2.5 \\ \mathrm{LSB} \end{gathered}$ | mV |  |
| Full scale transition voltage | Vfst |  |  | $\begin{gathered} \hline \text { AVR-3.5 } \\ \text { LSB } \end{gathered}$ | $\begin{gathered} \text { AVR-1.5 } \\ \text { LSB } \end{gathered}$ | $\begin{gathered} \text { AVR }+1.5 \\ \text { LSB } \end{gathered}$ | mV |  |
| Inter-channel variation | - |  |  | - | - | 4.0 | LSB |  |
| Conversion time |  |  | - | - | 60 tinst | - | $\mu \mathrm{s}$ | * |
| Sampling time |  |  |  | - | 16 tinst | - | $\mu \mathrm{S}$ |  |
| Analog input current | IAIN | ANO to |  | - | - | 10 | $\mu \mathrm{A}$ |  |
| Analog input voltage | Vain | AN7 |  | 0 | - | AVR | V |  |
| Reference voltage | - | AVR |  | AV ss + 2.4 | - | AVcc | V |  |
| Reference voltage supply current | IR |  | A/D running | - | 200 | - | $\mu \mathrm{A}$ |  |
|  | IRH |  | A/D off | - | - | 5 | $\mu \mathrm{A}$ |  |

[^0]
## MB89530 Series

(3) MB89P538/PV530
$\left(\mathrm{V} \mathrm{cc}=2.4 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{AV} \mathrm{ss}=\mathrm{V} s \mathrm{~S}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Resolution capability | - | - | - | - | - | 10 | bit | $A V \mathrm{cc}=\mathrm{V}_{\mathrm{cc}}$ |
| Total error |  |  | $A V R=A V c c$ | - | - | $\pm 3.0$ | LSB |  |
| Linear error |  |  |  | - | - | $\pm 2.5$ | LSB |  |
| Differential linear error |  |  |  | - | - | $\pm 1.9$ | LSB |  |
| Zero transition voltage | Vot |  |  | $\begin{gathered} \mathrm{AV}_{\text {ss }}-1.5 \\ \mathrm{LSB} \end{gathered}$ | $\begin{gathered} \mathrm{A} \mathrm{Vss}_{\mathrm{ss}}+0.5 \\ \mathrm{LSB} \end{gathered}$ | $\begin{gathered} \mathrm{AV}_{\mathrm{ss}+2.5}^{\mathrm{LSB}} \end{gathered}$ | mV |  |
| Full scale transition voltage | Vfst |  |  | $\begin{gathered} \text { AVR-3.5 } \\ \text { LSB } \end{gathered}$ | $\begin{gathered} \text { AVR-1.5 } \\ \text { LSB } \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{AVR}+1.5 \\ \mathrm{LSB} \end{gathered}$ | mV |  |
| Inter-channel variation | - |  |  | - | - | 4.0 | LSB |  |
| Conversion time |  |  | - | - | 60 tinst | - | $\mu \mathrm{s}$ | * |
| Sampling time |  |  |  | - | 16 tinst | - | $\mu \mathrm{s}$ |  |
| Analog input current | Iain | ANO to AN7 |  | - | - | 10 | $\mu \mathrm{A}$ |  |
| Analog input voltage | $V_{\text {AIN }}$ |  |  | 0 | - | AVR | V |  |
| Reference voltage | - | AVR |  | AV ss +3.5 | - | AVcc | V |  |
| Reference voltage supply current | IR |  | A/D running | - | 400 | - | $\mu \mathrm{A}$ |  |
|  | IRH |  | A/D off | - | - | 5 | $\mu \mathrm{A}$ |  |

* : Includes sampling time


## MB89530 Series

## (4) A/D Converter Terms and Definitions

- Resolution

The level of analog variation that can be distinguished by the A/D converter.

- Linear error (unit : LSB)

The deviation between the value along a straight line connecting the zero transition point ("00 00000000 " $\leftarrow$ "00 0000 0001") of a device and the full-scale transition point ("11 11111110" $\leftarrow$ "11 11111111") , compared with the actual conversion values obtained.

- Differential linear error (Unit : LSB)

The deviation from the theoretical input voltage required to produce a change of 1 LSB in output code.

- Total error (Unit : LSB)

The difference between theoretical conversion value and actual conversion value.

(Continued)

## MB89530 Series

(Continued)


## MB89530 Series

## (5) Precautionary Information

- Input Impedance of Analog Input Pins

The A/D converter has a sample \& hold circuit as shown below, which uses a sample-and-hold capacitor to obtain the voltage at the analog input pin for 8 instruction cycles following the start of $A / D$ conversion. For this reason if the external circuits providing the analog input signal have high output impedance, the analog input voltage may not stabilize within the analog input sampling time. It is therefore recommended that the output impedance of external circuits be reduced to $10 \mathrm{k} \Omega$ or less.

## - MB89537/537C/538/538C/F538L Analog Input Equivalent Circuit <br> If analog input impedance is $10 \mathrm{k} \Omega$ or more, the use of a capacitor of approximately $0.1 \mu \mathrm{~F}$ is recom- <br> 

- MB89P538 and MB89PV530 Analog Input Equivalent Circuit

If analog input impedance is $10 \mathrm{k} \Omega$ or more, the use of a capacitor of approximately $0.1 \mu \mathrm{~F}$ is recommended.


## - About error

The smaller the absolute value $|A V R-A V s s|$ is, the greater the relative error becomes.

## MB89530 Series

6. Flash Memory

- Flash memory programming/erase characteristics

| Parameter |  | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Sector erase time | Per 1 sector, Constant value independent with sector capacitance |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \mathrm{~V} \mathrm{Cc}=3.3 \mathrm{~V} \end{aligned}$ | - | 1 | 15 | s | * |
| Programming time | Per 1 byte | - |  | 8 | 3600 | $\mu \mathrm{S}$ |  |
| Chip erase time |  | - |  | 5 | - | s | * |
| Program/Erase cycle |  | - | 10,000 | - | - | cycle |  |

*: Excludes internal programming time before erase.

## MB89530 Series

## EXAMPLE CHARACTERISTICS

(1) Power Supply Current (External Clock)

(2) "H" Level Input Voltage/ "L" Level Input Voltage (CMOS Input)

(3) "H" Level Input Voltage / "L" Level Input Voltage (Hysteresis Input)


## MB89530 Series

(4) AD Converter Characteristic Example


## MB89530 Series

## MASK OPTIONS

| No | Part number | MB89537 <br> MB89537C <br> MB89538 <br> MB89538C | MB89F538L-101 MB89F538L-201 | MB89P538-101 MB89P538-201 | MB89PV530-101 MB89PV530-201 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Method of specification | Specify at time of mask order | Setting not possible | Setting not possible | Setting not possible |
| 1 | Main clock <br> Select oscillator stabilization wait period $\left(\mathrm{FCH}^{*}=10 \mathrm{MHz}\right)$ <br> approx. $2^{14 /} / \mathrm{Fch}_{\text {ch }}$ * <br> (approx.1.6 ms) approx. $2^{17 / F c h}$ * <br> (approx. 13.1 ms ) approx. $2^{18} / \mathrm{FcH}^{*}$ <br> (approx.26.2 ms) | Selection available | $\begin{gathered} 2^{18} / \mathrm{F}_{\mathrm{cH}}{ }^{*} \\ \text { (approx. } 26.2 \mathrm{~ms} \text { ) } \end{gathered}$ | $\begin{gathered} 2^{18} / \mathrm{F}_{\mathrm{cH}}{ }^{*} \\ \text { (approx. } 26.2 \mathrm{~ms} \text { ) } \end{gathered}$ | $\begin{gathered} 2^{18} / \mathrm{F}_{\mathrm{cH}}{ }^{*} \\ \text { (approx. } 26.2 \mathrm{~ms} \text { ) } \end{gathered}$ |
| 2 | Clock mode selection <br> - 2-system clock mode <br> - 1-system clock mode | Selection available | - 101 : 1 -system <br> - 201 : 2-system | ck mode ck mode |  |

[^1]
## MB89530 Series

## ORDERING INFORMATION

| Part number | Package | Remarks |
| :---: | :---: | :---: |
| MB89537P <br> MB89537CP <br> MB89538P <br> MB89538CP <br> MB89F538L-101P <br> MB89F538L-201P <br> MB89P538-101P <br> MB89P538-201P | DIP-64P-M01 | MB89537P and MB89538P do not have $I^{2} \mathrm{C}$ functions. |
| MB89537PF <br> MB89537CPF <br> MB89538PF <br> MB89538CPF <br> MB89F538L-101PF <br> MB89F538L-201PF <br> MB89P538-101PF <br> MB89P538-201PF | FPT-64P-M06 | MB89537PF and MB89538PF do not have $\mathrm{I}^{2} \mathrm{C}$ functions. |
| MB89537PFM <br> MB89537CPFM <br> MB89538PFM <br> MB89538CPFM <br> MB89F538L-101PFM <br> MB89F538L-201PFM <br> MB89P538-101PFM <br> MB89P538-201PFM | FPT-64P-M09 | MB89537PFM and MB89538PFM do not have $\mathrm{I}^{2} \mathrm{C}$ functions. |
| MB89537PFV <br> MB89537CPFV <br> MB89538PFV <br> MB89538CPFV | FPT-64P-M03 | MB89537PFV and MB89538PFV do not have $I^{2} \mathrm{C}$ functions. |
| MB89F538L-101PV4 <br> MB89F538L-201PV4 | LCC-64P-M19 |  |
| MB89F538-101PV* MB89F538-201PV* | LCC-64P-M16* |  |
| MB89PV530C-101 MB89PV530C-201 | MDP-64C-P02 |  |
| MB89PV530CF-101 MB89PV530CF-201 | MQP-64C-P01 |  |

[^2]
## MB89530 Series

## PACKAGE DIMENSIONS



## MB89530 Series


(Continued)

## MB89530 Series

## 64-pin, Plastic QFP <br> (FPT-64P-M06)

Note 1) *: These dimensions do not include resin protrusion.
Note 2) Pins width and pins thickness include plating thickness. Note 3) Pins width do not include tie bar cutting remainder.

© 2003 FUJTSU LIMITED F60013S-C.5.5
(Continued)

## MB89530 Series

64-pin, Plastic LQFP
(FPT-64P-M09)
Note 2) Pins width and pins thickness include plating thickness. Note 3) Pins width do not include tie bar cutting remainder.

© 2003 FUJITSU LIMITED F64018S-c-3-5
(Continued)

## MB89530 Series

## 64-pin, Ceramic MDIP <br> (MDP-64C-P02)


© 1994 FUJITSU LIMITED M64002SC-1-4

## MB89530 Series

## 64-pin, Ceramic MQFP (MQP-64C-P01)


© 1994 FUJITSU LIMTED M64004SC-1-3
(Continued)

## MB89530 Series


(Continued)

## MB89530 Series

(Continued)


## MB89530 Series

## FUJITSU LIMITED

## All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.
The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.
Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.
The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).
Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.
Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.
If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.


[^0]:    *: Includes sampling time

[^1]:    * : Fсн : Main clock frequency

[^2]:    *: Only for ES

