## 8-bit Proprietary Microcontroller <br> CMOS <br> F²MC-8L MB89550A Series

## MB89557A/558A/P558A/PV550A

## ■ DESCRIPTION

The MB89550A series is a general-purpose, single-chip microcontroller that features a compact instruction set and contains a range of peripheral functions including a dual- clock control system, 5 -level operating speed control, LCD controller driver, A/D converter, D/A converter, timer, serial interface, PWM timer, PWC timer, and external interrupts. The LCD controller driver is particularly suited for simultaneous control of LCD duty drive and static drive functions.

## ■ FEATURES

## - Range of package options

- LQFP package ( 0.5 mm pitch)
- TQFP package ( 0.4 mm pitch)


## - High speed operation at low voltage

- Minimum instruction execution time $0.32 \mu \mathrm{~s}$ (for 12.5 MHz oscillation)
- F²MCR-8L CPU core

Instruction set optimized for controller applications

- Multiplication and division instructions
- 16 -bit arithmetic operations
- Bit test branch instructions
- Bit manipulation instructions, etc.


## - PACKAGE



## MB89550A Series

## (Continued)

## - Dual-clock control system

- Main clock 12.5 MHz maximum : (Four speed settings available, oscillation halts in sub-clock mode)
- Sub-clock 32.768 kHz : (Operation clock for sub-clock mode)
- 11 timer systems
- 8/16-bit timer counter 1 (square wave output, 2-channel output switching available)
- 8/16-bit timer counter 2 (square wave output, 2-channel output switching available)
- 16-bit timer counter (also functions as event counter)
- 8 -bit PWM timer ( 8 -bit PWM timer $\times 2$ channels or PPG timer $\times 1$ channel, includes event counter function)
- 8 -bit PWC timer ( 8 -bit PWC timer $\times 1$ channel)
- 6 -bit PPG timer ( 6 -bit PPG timer $\times 1$ channel)
- 21-bit timebase timer
- Clock prescaler (17-bit)
- UART/serial interface
- UART/SIO switching
- UART
- Clock synchronous/asynchronous switching available
- 10-bit A/D converter
- 10 -bit A/D $\times 8$ channels
- 8-bit D/A converter
- 8 -bit D/A $\times 2$ channels


## - External interrupts

- Eight independent inputs can be used for recovery from low-power consumption modes (selection of rising, falling, or both edge detection functions).
- Eight independent inputs can be used for recovery from low-power consumption modes (L level detection function included).
- Clock output functions
- High speed clock signal multiplied by 2 available as output from HCLK pin.
- Low speed clock pulse output available from LCLK pin.
- LCD controller driver
- 32SEG $\times 4$ COM (maximum 128 pixels) 8 dedicated to segment output only 8 for port or segment use 16 for port, segment, or static use
- Built-in step-up power supply for driving LCD (optionally available)
- Low-power consumption modes (standby modes)
- Stop mode (all oscillations halt in sub-clock mode, current consumption falls to almost zero)
- Sleep mode (the CPU stops to reduce current consumption to approximately $1 / 3$ of normal)
- Clock mode (all operations other than the clock prescaler halt, current consumption is very low)
- Sub clock mode (systems operate on sub-clock signals)
- Maximum 66 I/O ports
- General-purpose I/O ports (N-ch open drain) : 4
- General-purpose I/O ports (N-ch open drain) : 24
- [also function as LCD ports, with restrictions]
- General purpose I/O ports (CMOS) : 38


## MB89550A Series

## - PRODUCT LINEUP

| Part no. |  |  | MB89P558A-201 MB89P558A-202 MB89P558A-203 | MB89557A | MB89558A | MB89PV550A*-201 <br> MB89PV550A*-202 <br> MB89PV550A*-203 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROM size |  |  | 48 KB | 32 KB | 48 KB | - |
| RAM size |  |  | 2 KB | 1 KB | 2 KB | 1 KB |
| Packages |  |  | LQFP100 <br> TQFP100 | $\begin{aligned} & \hline \text { LQFP100 } \\ & \text { TQFP100 } \end{aligned}$ | LQFP100 <br> TQFP100 | LQFP100 |
| Classification |  |  | One-time product | Mask ROM product | Mask ROM product | Evaluation product |
| CPU functions |  |  | Number of instructions $: 136$ <br> Instruction bit length $: 8$-bit <br> Instruction length $: 1$ to 3 bytes <br> Data bit length $: 1-, 8$-, 16-bits <br> Minimum execution time $: 0.32 \mu \mathrm{~s}$ (at 12.5 MHz ) <br> Interrupt processing time $: 2.88 \mu \mathrm{~s}$ (at 12.5 MHz ) |  |  |  |
| Ports |  |  | Output-only ports ( N -ch open drain) General-purpose I/O ports (N-ch open drain) General-purpose I/O ports (CMOS) |  |  |  |
| 8/16-bit timer counter 1 |  |  | 2-channel 8-bit timer/counter operation (also functions as 1-channel 16-bit timer) with square wave output function |  |  |  |
|  | 8/16-b count |  | 2-channel 8-bit timer/counter operation (also functions as 1-channel 16-bit timer) with square wave output function |  |  |  |
|  | 16-bit count |  | 16-bit timer/counter operation, 16-bit event counter operation |  |  |  |
|  | PPWN |  | 2-channel 8-bit PWM timer operation (also functions as 1-channel PPG timer) with event counter function |  |  |  |
|  | PWC |  | 1-channel 8-bit PWC timer operation |  |  |  |
|  | 6-bit P |  | 1-channel 6-bit PWM timer operation |  |  |  |
|  | $\begin{aligned} & \text { LCD c } \\ & \text { driver } \end{aligned}$ |  | Maximum 32SEGÅ~4COM <br> (some ports provide selection of DUTY drive/STATIC drive/N-ch open drain I/O port functions) |  |  |  |
|  | UART | SIO | Switchable between UART (with clock synchronous/asynchronous data transfer function) and SIO (simple serial) |  |  |  |
|  | UART |  | Data transfer function for UART/SIO |  |  |  |
|  | A/D con |  | 8-channel 10-bit resolution |  |  |  |
|  | D/A cond |  | 2-channel, 8-bit resolution |  |  |  |
|  | Clock |  | High speed clock multiplied $\times 2$, and sub clock output available |  |  |  |
| Standby modes |  |  | Sub clock mode, sleep mode, clock mode, and stop mode |  |  |  |

[^0]
## MB89550A Series

## OPTIONS AND CORRESPONDING PRODUCTS

|  |  | -201 Options | -202 Options |
| :---: | :--- | :--- | :--- |

*1 : The SEG22-SEG31 pins (N-ch open drain) are not subject to the restriction that input voltage (Viv) must be less than the voltage at the V3 pin.
*2 : Options may be specified at the time of mask ROM ordering.

## - OSCILLATOR STABILIZATION WAIT TIME SELECTION

The MB89557A/558A allow a selection of default value for oscillator stabilization wait time, to be selected at the time of mask ROM ordering.

| Oscillator stabilization wait time selection | Remarks |
| :---: | :---: |
| $2^{14} / \mathrm{FcH}$ | $1.31 \mathrm{~ms} \mathrm{(at} \mathrm{~F}=12.5 \mathrm{MHz})$ |
| $2^{17} / \mathrm{FcH}_{\mathrm{cH}}$ | $10.48 \mathrm{~ms} \mathrm{(at} \mathrm{~F}=12.5 \mathrm{MHz})$ |
| $2^{18} / \mathrm{FHH}$ | $20.97 \mathrm{~ms} \mathrm{(at} \mathrm{~F}=12.5 \mathrm{MHz})$ |

## DIFFERENCES AMONG PRODUCTS AND PRECAUTIONS FOR MODEL SELECTION

- Package and Model Combinations

| Package | Models | MB89PV550A | MB89P558A |
| :--- | :---: | :---: | :---: | | MB89557A |
| :---: |
| MB89558A |$|$| $\bigcirc$ |
| :--- |
| FPT-100P-M05 <br> (LQFP-100 0.5 mm pitch) |
| FPT-100P-M18 <br> (TQFP-100 0.4 mm pitch) |
| MQP-100C-P02 <br> (MQFP-100 0.5 mm pitch) |

Note : Compatible with all options (-201/202/203) .

- Memory Space
- When evaluating chips using piggyback evaluators etc., please take note of the differences among products before making the evaluation.
- Current Consumption
- When operating at low speed, one-time PROM and EPROM products will consume more current than mask ROM products. However, the current consumption in sleep/stop modes is the same.
- For specific details about each package, see "■ PACKAGE DIMENSIONS".
- For details about power consumption, see "■ ELECTRICAL CHARACTERISTICS" .
- Mask Options
- The available options, and methods of using options, differ according to the model. Be sure to confirm the options from the " MASK OPTIONS" section.
- LCD Drive Step-up Power Circuit

The MB89550A series is available with or without the step-up circuit option as a mask option.

- Power Supply Path

The models in the MB89550A series have two power supply pins, $\mathrm{V}_{\mathrm{cc} 1}$ and $\mathrm{V}_{\mathrm{cc} 2}$, with power supply paths that differ according to the model.

| Models | Supply pin | Power supply path |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { MB89557A/ } \\ & \text { 558A } \end{aligned}$ | Vcc1 | 3 V power supply pin for internal resource operation, including the CPU. |
|  | Vcc2 | 5 V power supply pin for input/output ports. |
| MB89P558A | Vcc1 | VPP pin for on-board writing. |
|  | Vcc2 | V power supply pin for internal resource operation, including the CPU, and for input/ output pins. |
| MB89PV550A | Vcc1 | Internally shut off, operates as input to V ccz only. |
|  | Vcc2 | 5 V power supply pin for internal resource operation, including the CPU, and for input/ output pins. |

- Oscillator Startup and Power-on Reset

On the MB89PV550A and MB89P558A, oscillator startup and power-on reset are applied at the rise of the Vcc2 input. On the MB89558A and MB89557A, oscillator startup and power-on reset are applied at the rise of the Vcc1 input.

## MB89550A Series

- Wide Register Functions

The space available for use of wide register functions is as follows.
MB89PV550A 2000н to FFFFн
MB89P558A 4000 to FFFF $_{\text {н }}$
MB89558A 4000 н to FFFF
MB89557A 8000н to FFFFн

- The P40, P41, P84, P85 Pins

On the MB889PV550A, an external oscillator signal equivalent to 64 clock pulses is required to initialize the
P40, P41, P84, and P85 pins. Note therefore that at power-on there is an interval in which the values of these ports is undefined.
On the MB89P558A, MB89558A, and MB89557A, these ports are set to "Hi-Z" status at power-on.

## MB89550A Series

## PIN ASSIGNMENTS



## MB89550A Series

- PIN DESCRIPTION

| Pin No. | Pin Name | Circuit Type | Function |
| :---: | :---: | :---: | :---: |
| 1 | SEG05 | H |  |
| 2 | SEG06 | H | Segment output pins for LCDC duty drive. |
| 3 | SEG07 | H |  |
| 4 | $\begin{gathered} \hline \text { P50/ } \\ \text { SEG08 } \end{gathered}$ | G | N -ch open drain I/O pin. <br> Also functions as a segment output pin for LCDC duty drive. |
| 5 | Vss | - | Power supply (GND) pin. |
| 6 | $\begin{gathered} \hline \text { P51/ } \\ \text { SEG09 } \end{gathered}$ |  |  |
| 7 | $\begin{gathered} \hline \text { P52/ } \\ \text { SEG10 } \end{gathered}$ |  |  |
| 8 | $\begin{gathered} \hline \text { P53/ } \\ \text { SEG11 } \end{gathered}$ |  |  |
| 9 | $\begin{gathered} \hline \text { P54/ } \\ \text { SEG12 } \end{gathered}$ | G | N -ch open drain I/O pins. <br> Also function as segment output pins for LCDC duty drive. |
| 10 | $\begin{gathered} \text { P55/ } \\ \text { SEG13 } \end{gathered}$ |  |  |
| 11 | $\begin{gathered} \hline \text { P56/ } \\ \text { SEG14 } \end{gathered}$ |  |  |
| 12 | $\begin{gathered} \hline \text { P57/ } \\ \text { SEG15 } \end{gathered}$ |  |  |
| 13 | $\begin{gathered} \text { P60/ } \\ \text { SEG16 } \end{gathered}$ | G | N -ch open drain I/O pins. <br> Also function as segment output pins for LCDC duty drive or static drive. |
| 14 | $\begin{gathered} \hline \text { P61/ } \\ \text { SEG17 } \end{gathered}$ |  |  |
| 15 | $\begin{gathered} \hline \text { P62/ } \\ \text { SEG18 } \end{gathered}$ |  |  |
| 16 | $\begin{gathered} \hline \text { P63/ } \\ \text { SEG19 } \end{gathered}$ |  |  |
| 17 | $\begin{gathered} \hline \text { P64/ } \\ \text { SEG20 } \end{gathered}$ |  |  |
| 18 | $\begin{gathered} \hline \text { P65/ } \\ \text { SEG21 } \end{gathered}$ |  |  |
| 19 | $\begin{gathered} \hline \text { P66/ } \\ \text { SEG22 } \end{gathered}$ |  |  |
| 20 | $\begin{gathered} \text { P67/ } \\ \text { SEG23 } \end{gathered}$ |  |  |
| 21 | $\begin{gathered} \hline \text { P70/ } \\ \text { SEG24 } \end{gathered}$ |  |  |
| 22 | $\begin{gathered} \hline \text { P71/ } \\ \text { SEG25 } \end{gathered}$ |  |  |

(Continued)

## MB89550A Series

| Pin <br> No. | Pin Name | Circuit Type | Function |
| :---: | :---: | :---: | :---: |
| 23 | $\begin{gathered} \hline \text { P72/ } \\ \text { SEG26 } \end{gathered}$ | G | N -ch open drain I/O pins. <br> Also function as segment output pins for LCDC duty drive or static drive. |
| 24 | $\begin{gathered} \hline \text { P73/ } \\ \text { SEG27 } \end{gathered}$ |  |  |
| 25 | $\begin{gathered} \hline \text { P74/ } \\ \text { SEG28 } \end{gathered}$ |  |  |
| 26 | $\begin{gathered} \hline \text { P75/ } \\ \text { SEG29 } \end{gathered}$ |  |  |
| 27 | $\begin{gathered} \text { P76/ } \\ \text { SEG30 } \end{gathered}$ |  |  |
| 28 | $\begin{gathered} \hline \text { P77/ } \\ \text { SEG31 } \end{gathered}$ |  |  |
| 29 | AVR | - | A/D converter reference voltage input pin. |
| 30 | AVcc | - | A/D converter and D/A converter power supply pin. |
| 31 | P07/AN7 | D | General purpose I/O ports. Also function as analog input pins. |
| 32 | P06/AN6 |  |  |
| 33 | P05/AN5 |  |  |
| 34 | P04/AN4 |  |  |
| 35 | P03/AN3 |  |  |
| 36 | P02/AN2 |  |  |
| 37 | P01/AN1 |  |  |
| 38 | P00/AN0 |  |  |
| 39 | AV ss | - | A/D converter and D/A converter power supply pin (GND). |
| 40 | P17/INT17 | E | General purpose I/O ports. <br> Also function as external interrupt 1 input pins. <br> External interrupt 1 input signals are hysteresis signals (edge detection). |
| 41 | P16/INT16 |  |  |
| 42 | P15/INT15 |  |  |
| 43 | P14/INT14 |  |  |
| 44 | P13/INT13 |  |  |
| 45 | P12/INT12 |  |  |
| 46 | P11/\/NT11 |  |  |
| 47 | Vcc2 | - | Power supply (5V) pin. |
| 48 | P10/INT10 | E | General purpose I/O port. <br> Also functions as an external interrupt 1 input pin. <br> External interrupt 1 input signals are hysteresis signals (edge detection). |
| 49 | RST | 1 | Reset input pin. |
| 50 | X0A | A | Crystal oscillator pins ( 32 KHz ) |
| 51 | X1A |  |  |

(Continued)

## MB89550A Series

| Pin No. | Pin Name | Circuit Type | Function |
| :---: | :---: | :---: | :---: |
| 52 | MODA | F | Operating mode setting pin. |
| 53 | X0 | A | Crystal oscillator pins (Max12.5 MHz) . |
| 54 | X1 |  |  |
| 55 | P80/INT24 | E | General purpose I/O port. <br> Also functions as an external interrupt 2 input pin. <br> External interrupt 2 input signals are hysteresis signals (level detection). |
| 56 | Vss | - | Power supply (GND) pin. |
| 57 | P81/INT25 | E | General purpose I/O ports. <br> Also function as external interrupt 2 input pins. <br> External interrupt 2 input signals are hysteresis signals (level detection). |
| 58 | P82/INT26 |  |  |
| 59 | P83/INT27 |  |  |
| 60 | P20/UI | E | General purpose I/O ports. Also function as 8 -bit serial I/O pins. |
| 61 | P21/UO | B |  |
| 62 | P22/UCK | E |  |
| 63 | P23/PPG1 | B | General purpose I/O port. Also functions as the 6-bit PPG timer output. |
| 64 | P24/INT20 | E | General purpose I/O ports. <br> Also function as external interrupt 2 input pins. <br> External interrupt 2 input signals are hysteresis signals (level detection). |
| 65 | P25/INT21 |  |  |
| 66 | P26/INT22 |  |  |
| 67 | P27/INT23 |  |  |
| 68 | P30 | K | N-ch open drain I/O pins. |
| 69 | P31 |  |  |
| 70 | DAOUT2 | C | D/A converter output pins. |
| 71 | DAOUT1 |  |  |
| 72 | DVR | - | D/A converter reference voltage input pin. |
| 73 | P84/TO21 | B | General purpose I/O ports. <br> Also function as $8 / 16$-bit timer pins. <br> - P84 can be used as the output for the main clockx2 pulse. <br> - P86 can be used as the event counter input or sub-clock pulse output. |
| 74 | P85/TO22 |  |  |
| 75 | $\begin{aligned} & \hline \text { P86/EC2/ } \\ & \text { LCLK } \end{aligned}$ | E |  |
| 76 | P87/EC3 | E | General purpose I/O port. Also functions as a 16-bit timer pin. |
| 77 | $\begin{array}{\|l\|} \hline \text { P40/TO11/ } \\ \text { WTO } \end{array}$ | B | General purpose I/O ports. Also function as $8 / 16$-bit timer pins. |
| 78 | $\begin{gathered} \text { P41/TO12/ } \\ \text { HCLK } \end{gathered}$ |  |  |
| 79 | P42/ PWM1/ EC1 | E | General purpose I/O ports. Also function as PWM timer pins. |
| 80 | P43/PWM2 | B |  |

(Continued)

## MB89550A Series

(Continued)

| Pin No. | Pin Name | Circuit Type | Function |
| :---: | :---: | :---: | :---: |
| 81 | P44/SCK | E | General purpose I/O ports. Also function as UART pins. |
| 82 | P45/SO | B |  |
| 83 | P46/SI | J |  |
| 84 | P47/PWC | J | General purpose I/O port. <br> Also functions as the PWC timer pin. |
| 85 | C1 | - | Step-up voltage circuit capacitance connection pins. |
| 86 | C0 |  |  |
| 87 | V0 | - | LCD drive power supply pins. |
| 88 | V1 |  |  |
| 89 | V2 |  |  |
| 90 | V3 |  |  |
| 91 | COM0 | H | Dedicated LCDC common output pins. |
| 92 | COM1 |  |  |
| 93 | COM2 |  |  |
| 94 | COM3 |  |  |
| 95 | SEG00 | H | Dedicated LCDC segment output pins. |
| 96 | SEG01 |  |  |
| 97 | SEG02 |  |  |
| 98 | Vcc1 | - | Power supply (3V) pin. |
| 99 | SEG03 | H | Dedicated LCDC segment output pins. |
| 100 | SEG04 |  |  |

## MB89550A Series

## I/O CIRCUIT TYPES

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A | Main clock control signal (Sub-clock control signal) | Oscillation feedback resistance <br> - High speed side = approx. $1 \mathrm{M} \Omega$ <br> - Low speed side = approx. 4.5 M |
| B |  | - CMOS I/O |
| C |  | - D/A output |
| D |  | - A/D input <br> - CMOS I/O |

(Continued)

## MB89550A Series

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| E |  | - CMOS I/O <br> - Hysteresis input (for external interrupt 0, 1, 2 input) |
| F | Input | - CMOS input |
| G |  | - LCDC output <br> - N-ch open drain I/O |
| H |  | - LCDC output |
| 1 |  | - Hysteresis input <br> - Pull-up resistance |
| J |  | - Hysteresis input <br> - N-ch open drain I/O |

(Continued)

## MB89550A Series

(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| K |  | - N-ch open drain I/O |

## MB89550A Series

## HANDLING DEVICES

- Maximum rated voltage (Prevention of latchup)

Be careful never to exceed maximum rated voltages.
In CMOS IC devices, a condition known as latch-up may occur if voltages higher than Vcc or loser than Vss are applied to input or output pins other than medium- or high-voltage pins, or if the voltage applied between Vcc and Vss exceeds the rated voltage level.
When latch-up occurs, the power supply current increases rapidly resulting in thermal damage to circuit elements. Therefore it is necessary to ensure that maximum ratings are not exceeded in circuit operation.
Similarly, when turning the analog power supply on or off, it is necessary to ensure that the analog power supply voltages (AVcc, AVR, and DVR) and analog input voltages do not exceed the digital power supply (Vcc).

- Power supply voltages

Power supply voltages should be kept as stable as possible.
Rapid fluctuation of the voltage may cause the device to operate abnormally, even if the voltage remains within the allowed operating range.
As a standard for power supply voltage stability, it is recommended that the peak-to-peak Vcc ripple voltage at commercial supply frequency $(50 \mathrm{~Hz}$ to 60 Hz$)$ be $10 \%$ or less of Vcc. Also when the power supply is turned on or off the transient voltage fluctuation be no more than $0.1 \mathrm{~V} / \mathrm{ms}$ or less.

- Treatment of unused input pins

Leaving unused input pins unconnected can cause abnormal operation. Unused input pins should always be pulled up or down.

- Treatment of N.C. pins
N.C. (not connected) pins should always be left open.
- Treatment of power supply pins on devices with $A / D$ or D/A converters

Even when the $A / D$ or $D / A$ converters are not in use, be sure to make the necessary connections to ensure that $A V \mathrm{cc}=\mathrm{V}_{\mathrm{cc}}, \mathrm{AV} \mathrm{ss}=\mathrm{AVR}=\mathrm{DVR}=\mathrm{V} \mathrm{ss}$.

- Precautions on using an external clock

An oscillation stabilization delay occurs after a power-on reset or when recovering from sub-clock or stop mode, even if an external clock is used.

- Treatment of unused dedicated LCD pins

Dedicated SEG output pins should be left open when not in use.

- Handling of ports also used as segment pins

When a ports is used as a segment pin, take care to ensure that the voltage applied to the pin does not exceed V3 (the segment drive voltage). This precaution is particularly necessary in models with step-up voltage circuits. Note also that after power-on or during a reset, an " L " level default signal is output form the segment/port pin.

- Treatment of unused LCD pins

Connect the V 3 pin to Vcc . The other dedicated LCD pins V 0 , $\mathrm{V} 1, \mathrm{~V} 2, \mathrm{C}$, and C 1 should be pulled down.

- Executing programs on RAM

When programs are executed on RAM, debugging cannot be performed even with the use of the MB89PV550A.

- Wild register functions

Wild registers cannot be debugged with the MB89PV550A or tools. To verify operation, use the MB89P558A and perform in-place testing.

## MB89550A Series

## - PROGRAMMING SPECIFICATIONS FOR ONE-TIME PROM PRODUCTS

The MB89P558A has a "PROM mode" with functions equivalent to the MBM27C1001, that enables the microcontroller to be programmed by writing from a general-purpose ROM programmer with the use of a special adapter. Note however that electronic signature mode is not available.

ROM Programmer Adapters
With some ROM programmers the insertion of approximately $0.1 \mu \mathrm{~F}$ capacitance between $\mathrm{V}_{\mathrm{PP}}$ and $\mathrm{V}_{\text {ss }}$ or between V cc and $\mathrm{V}_{\text {ss }}$ allows more stable writing performance. The following table lists ROM programmer adapters.

ROM Programmer Adapters

| Part No. | Package | Adapter Part No. |
| :---: | :---: | :---: |
| MB89P558A | FPT-100P-M05 | ROM-100SQF-32DP-8LA2 |
|  | FPT-100P-M18 | ROM-100SQF-32DP-8LA |

- Inquiries

Sun Hayato Co., Ltd. : TEL 03-3986-0403

- PROM Mode Memory Map

The PROM mode memory map is shown below.

PROM Mode Memory Map
Normal operating mode
PROM mode
(addresses on ROM programmer)


## MB89550A Series

- EPROM Programming Procedure

1) Set the EPROM programmer type to MBM27C1001.
2) Load the program data into addresses 14000 to 1FFFFн in the EPROM programmer.
3) Use the EPROM programmer to program to addresses 14000 н to 1 FFFFн.

- Recommended Screening Conditions

High-temperature aging is the recommended method of screening unprogrammed one-time PROM microcontrollers before mounting.
The flow of the screening process is shown below.

Screening Flow


- About Writing Yields

The nature of chips before one-time writing of microcontroller programs to PROM prevents the use of all-bit writing tests. Therefore it is not possible to guarantee writing yields of $100 \%$ in some cases.

## MB89550A Series

## BLOCK DIAGRAM



## MB89550A Series

## - CPU CORE

Memory space
The MB89550A has 64 Kbytes of memory space, composed of the I/O area, RAM area, ROM area, and external area. The memory space includes general purpose registers, as well as areas used for special purposes such as vector tables.

- I/O Area (address : 0000 H to 007 FH )
- This area is allocated to control registers and data registers for internal peripheral functions.
- Because the I/O area is part of memory space, it can be accessed in the same ways. Direct addressing provides faster access.
- RAM Area
- Static RAM is provided for use as an internal data area.
- The size of internal RAM differs between product models.
- High speed access is available to addresses 80 H to FF using direct addressing (the area available for use is restricted on some models).
- Addresses 100 н to 1 FF н are used as the general-purpose register area.
- If a reset is applied during writing to RAM, the value of date at the target addresses is not assured.
- ROM Area
- ROM is provided for use as the internal program area.
- The size of internal ROM differs between product models.
- Addresses $\mathrm{FFCO}_{\mathrm{H}}$ to FFFFн are used for special purpose data such as vector tables.

Memory Map


## MB89550A Series

I/O MAP

| Address | Abbreviation | Resister Name | Read/Write | Initial Value |
| :---: | :---: | :---: | :---: | :---: |
| 00н | PDR0 | Port 0 data register | R/W | XXXXXXXX |
| 01н | DDR0 | Port 0 direction register | W | 00000000 в |
| 02н | PDR1 | Port 1 data register | R/W | XXXXXXXX |
| 03н | DDR1 | Port 1 direction register | W | 00000000 в |
| 04 to 06H | Unused area |  |  |  |
| 07\% | SYCC | System clock control register | R/W | XXXMM100в |
| 08н | STBC | Standby control register | R/W | $00010 \times X$ ® $^{\text {¢ }}$ |
| 09н | WDTC | Watchdog control register | R/W | 0XXXXXXX |
| ОАн | TBTC | Time base time control register | R/W | X0 XXX0008 |
| ОВн | WPCR | Clock prescaler control register | R/W | X0 XX0000в |
| 0 CH | PDR2 | Port 2 data register | R/W | XXXXXXXX |
| ODн | DDR2 | Port 2 direction register | R/W | 00000000 в |
| ОЕн | PDR3 | Port 3 data register | R/W | -----1 1 1 |
| OFн | PDR4 | Port 4 data register | R/W | $11 \mathrm{XXXXXX}_{\text {в }}$ |
| 10н | DDR4 | Port 4 direction register | R/W | --000000в |
| 11н | PDR5 | Port 5 data register | R/W | 0000000 в |
| 12н | Unused area |  |  |  |
| 13н | PDR6 | Port 6 data register | R/W | 0000000 в |
| 14 H | Unused area |  |  |  |
| 15 н | PDR7 | Port 7 data register | R/W | 0000000 в |
| 16н | Unused area |  |  |  |
| 17н | PDR8 | Port 8 data register | R/W | XXXXXXXX |
| 18н | DDR8 | Port 8 direction register | R/W | 00000000 в |
| 19н | Unused area |  |  |  |
| $1 \mathrm{~A}_{\boldsymbol{H}}$ | T2CR\#2 | Timer 2 control register \# 2(8/16-bit timer/counter - 1 ) | R/W | X00000X0в |
| 1 BH | T1CR\#1 | Timer 1 control register \# 1(8/16-bit timer/counter - 1 ) | R/W | X00000X0в |
| 1 CH | T2DR\#2 | Timer 2 data register \# 2(8/16-bit timer/counter -1) | R/W | XXXXXXXX ${ }_{\text {¢ }}$ |
| 1D ${ }_{\text {¢ }}$ | T1DR\#1 | Timer 1 data register \# 1(8/16-bit timer/counter -1) | R/W | XXXXXXXX |
| 1Ен | T2CR\#4 | Timer 2 control register \# 4(8/16-bit timer/counter -2) | R/W | X00000X0в |
| 1 FH | T1CR\#3 | Timer 1 control register \# 3(8/16-bit timer/counter -2) | R/W | Х00000×0в |
| 20н | T2DR\#4 | Timer 2 data register \# 4(8/16-bit timer/counter -2) | R/W | XXXXXXXX |
| 21, | T1DR\#3 | Timer 1 data register \# 3(8/16-bit timer/counter -2) | R/W | XXXXXXXX |
| 22н | SMC1 | Serial mode control register 1 (UART) | R/W | 00000000 в |
| 23н | SRC1 | Serial rate control register (UART) | R/W | --011000в |

(Continued)

## MB89550A Series

| Address | Abbreviation | Resister Name | Read/Write | Initial Value |
| :---: | :---: | :---: | :---: | :---: |
| 24H | SSD1 | Serial status and data register (UART) | R/W | 00100-1边 |
| 25 н | $\begin{aligned} & \text { SIDR1/ } \\ & \text { SODR1 } \end{aligned}$ | Serial input/serial output data register (UART) | R/W | XXXXXXXXв |
| 26н | SMC2 | Serial mode control register 2 (UART) | R/W | --100001в |
| 27 H | CNTR1 | PWM control register 1 | R/W | 0000000 в |
| 28н | CNTR2 | PWM control register 2 | R/W | 000×0000в |
| 29н | CNTR3 | PWM control register 3 | R/W | X000 XXXX ${ }^{\text {¢ }}$ |
| 2 А | COMR1 | PWM compare register 1 | W | XXXXXXXX |
| 2Вн | COMR2 | PWM compare register 2 | W | XXXXXXXX |
| 2 C | PCR1 | PWC pulse width control register 1 | R/W | 000 XX 000 в |
| 2Dн | PCR2 | PWC pulse width control register 2 | R/W | 00000000 в |
| 2Ен | PLBR | PWC reload buffer register | R/W | XXXXXXXX |
| $2 \mathrm{~F}_{\mathrm{H}}$ | SMC21 | Serial mode control register 1 (UART/SIO) | R/W | $00000000^{\text {B }}$ |
| 30н | SMC22 | Serial rate control register 2 (UART/SIO) | R/W | 00000000 в |
| 31н | SSD2 | Serial status and data register (UART/SIO) | R/W | 00001 XXX |
| 32н | $\begin{aligned} & \hline \text { SIDR2/ } \\ & \text { SODR2 } \end{aligned}$ | Serial input/serial output date register (UART/SIO) | R/W | XXXXXXXXв |
| 33н | SRC2 | Baud rate generator reload register (UART/SIO) | R/W | XXXXXXXXв |
| 34 | ADC1 | A/D control register 1 | R/W | 00000000 в |
| 35 | ADC2 | A/D control register 2 | R/W | X0000001в |
| 36 | ADDL | A/D data register low | R/W | XXXXXXXX |
| 37 ${ }^{\text {H}}$ | ADDH | A/D data register high | R/W | 000000 XX B |
| 38н to 3Вн | Unused area |  |  |  |
| 3CH | TMCR | Timer control register (16-bit timer/counter) | R/W | XX000000B |
| 3Dн | TCHR | Timer count register high (16-bit timer/counter) | R/W | $00000000_{B}$ |
| ЗЕн | TCLR | Timer count register low (16-bit timer/counter) | R/W | 0000000 в |
| $3 \mathrm{FH}_{\mathrm{H}}$ | EIC1 | External interrupt register 1 | R/W | 00000000 в |
| 40н | EIC2 | External interrupt register 2 | R/W | 0000000 в |
| 41H | EIC3 | External interrupt register 3 | R/W | 0000000 B |
| 42н | EIC4 | External interrupt register 4 | R/W | 00000000 в |
| 43- | DACR | D/A control register | R/W | XXXXXX00в |
| 44 | DADR1 | D/A data register 1 | R/W | XXXXXXXXB |
| 45 H | DADR2 | D/A data register 2 | R/W | XXXXXXXX |
| 46 to 55 ${ }^{\text {H }}$ | Unused area |  |  |  |
| 56н | EIE2 | External interrupt 2 control register | R/W | 00000000 B |

## MB89550A Series

(Continued)

| Address | Abbreviation | Resister Name | Read/Write | Initial Value |
| :---: | :---: | :---: | :---: | :---: |
| 57 | EIF2 | External interrupt 2 flag register | R/W | XXXXXXX0в |
| 58н | RCR1 | 6-bit PPG control register 1 | R/W | $00000000_{\text {B }}$ |
| 59н | RCR2 | 6-bit PPG control register 2 | R/W | 0-000000в |
| 5 Ан | CKR | Clock output control register | R/W | XXXXXX00в |
| 5Вн | LCR1 | LCDC control register 1 | R/W | $00010000_{\text {B }}$ |
| $5 \mathrm{C}_{\text {+ }}$ | LCR2 | LCDC control register 2 | R/W | $0000000{ }^{\text {B }}$ |
| 5D | LCR3 | LCDC control register 3 | R/W | ---00000 в |
| 5 Eн $^{\text {¢ }}$ | LCD1 | LCD static display register 1 | R/W | XXXXXXXXв |
| 5F | LCD2 | LCD static display register 2 | R/W | XXXXXXXX |
| 60н to 6Fн | VRAM | LCD display RAM | R/W | XXXXXXXX |
| 70н | SMR | Serial mode register (8-bit serial I/O) | R/W | $00000000_{B}$ |
| 71 | SDR | Serial data register (8-bit serial I/O) | R/W | XXXXXXXX |
| 72н | PORR0 | Port 0 pull-up option setting register | R/W | 11111111в |
| 73н | PURR1 | Port 1 pull-up option setting register | R/W | 11111111 ${ }^{\text {d }}$ |
| 74 | PURR2 | Port 2 pull-up option setting register | R/W | 11111111 ${ }_{\text {в }}$ |
| 75 | PURR4 | Port 4 pull-up option setting register | R/W | 11111111 ${ }_{\text {b }}$ |
| 76 | PURR8 | Port 8 pull-up option setting register | R/W | 11111111 B |
| 77 | WREN | Wild register/address comparator enable register | R/W | --000000в |
| 78н | Unused area |  |  |  |
| 79н | ADEN | A/D port input enable register | R/W | 11111111 в |
|  | Unused area |  |  |  |
| 7Вн | ILR1 | Interrupt level setting register 1 | W | 111111118 |
| 7 CH | ILR2 | Interrupt level setting register 2 | W | 111111118 |
| 7Dн | ILR3 | Interrupt level setting register 3 | W | $11111111_{B}$ |
| 7Ен | ILR4 | Interrupt level setting register 4 | W | 111111118 |
| 7F\% |  | Unused area |  |  |

## MB89550A Series

## - Extended I/O Area

| Address | Abbreviation | Resister Name | Read/Write | Initial Value |
| :---: | :---: | :---: | :---: | :---: |
| 480н | WRARH1 | H address setting register 1 | R/W | XXXXXXXX |
| 481н | WRARL1 | L address setting register 1 | R/W | XXXXXXXX |
| 482н | WRDR1 | Data setting register 1 | W | XXXXXXXX |
| 483н | WRARH2 | H address setting register 2 | R/W | XXXXXXXX |
| 484 | WRARL2 | L address setting register 2 | R/W | XXXXXXXX |
| 485 | WRDR2 | Data setting register 2 | W | XXXXXXXX |
| 486н | WRARH3 | H address setting register 3 | R/W | XXXXXXXX |
| 487 | WRARL3 | L address setting register 3 | R/W | XXXXXXXX |
| 488н | WRDR3 | Data setting register 3 | W | XXXXXXXX |
| 489н | WRARH4 | H address setting register 4 | R/W | XXXXXXXX |
| 48 Ан | WRARL4 | L address setting register 4 | R/W | XXXXXXXX |
| 48В | WRDR4 | Data setting register 4 | W | XXXXXXXX |
| 48 CH | WRARH5 | H address setting register 5 | R/W | XXXXXXXX |
| 48 D н | WRARL5 | L address setting register 5 | R/W | XXXXXXXX |
| 48 E н | WRDR5 | Data setting register 5 | W | XXXXXXXX |
| 48 FH | WRARH6 | H address setting register 6 | R/W | XXXXXXXX |
| 490н | WRARL6 | L address setting register 6 | R/W | XXXXXXXX |
| 491н | WRDR6 | Data setting register 6 | W | XXXXXXXX |

O Read/write notation

- R/W : Reading and writing enabled
-R : Read-only
-W :Write only
O Initial value notation
- 0 : Initial value of bit is " 0 ".
- 1 : Initial value of bit is " 1 ".
- X : Initial value of bit is undefined.

Note : Areas indicated as "unused area" are not to be used.

## MB89550A Series

## ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

$(\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V})$

| Parameter | Symbol | Rating |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Power supply voltage | Vcc1 | Vss - 0.3 | Vss +4.0 | V | Vcc1 not to exceed $\mathrm{Vcc2}^{\text {c }}$ * |
|  | Vcc2 | Vss -0.3 | $\mathrm{V}_{\text {ss }}+6.0$ |  |  |
| A/D converter reference input voltage | AVR | Vss - 0.3 | Vss +6.0 | V |  |
| D/A converter reference input voltage | DVR | Vss - 0.3 | Vss +6.0 | V |  |
| LCD power supply voltage | V0-V3 | Vss - 0.3 | Vss +6.0 | V | On models without step-up circuits V0-V3 are not to exceed Vcc2. |
| Input voltage | $V_{11}$ | Vss - 0.3 | V cc2 +0.3 | V | Pins other than P50 to P57, P60 to P67, P70 to P77, P46, P47, P30, P31 |
|  | $\mathrm{V}_{12}$ | Vss -0.3 | V3 | V | P50 to P57, P60 to P67, P70 to P77 |
|  | $\mathrm{V}_{13}$ | Vss -0.3 | Vss +6.0 | V | P46, P47, P30, P31 |
| Output voltage | Vo1 | Vss - 0.3 | V cc2 | V | Pins other than P50 to P57, P60 to P67, P70 to P77, P46, P47, P30, P31 |
|  | Vo2 | Vss - 0.3 | V3 | V | P50 to P57, P60 to P67, P70 to P77 |
|  | Vo3 | Vss -0.3 | Vss +6.0 | V | P46, P47, P30, P31 |
| "L" level maximum output current | loL1 | - | 15 | mA | Pins other than P22/UCK, P23/ PPG1 |
|  | loL2 | - | 30 | mA | P22/UCK, P23/PPG1 |
| "L" level average output current | lolav1 | - | 4 | mA | Pins other than P22/UCK, P23/ PPG1 average value (operating current $\times$ operating ratio) |
|  | lolav2 | - | 15 | mA | $\begin{array}{\|l\|} \hline \text { P22/UCK, P23/PPG1 } \\ \text { average value } \\ \text { (operating current } \times \text { operating ratio) } \end{array}$ |
| "L" level total maximum output current | Elo | - | 100 | mA |  |
| "L" level total average output current | Elolav | - | 60 | mA | average value (operating current $\times$ operating ratio) |
| "H" level maximum output current | Іон1 | - | -15 | mA | Pins other than P22/UCK, P23/ PPG1 |
|  | Іон2 | - | -30 | mA | P22/UCK, P23/PPG1 |

(Continued)

## MB89550A Series

(Continued)

| Parameter | Symbol | Rating |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| " H " level average output current | lohav | - | -4 | mA | Pins other than P22/UCK, P23/ PPG1 and open drain output pins average value (operating current $\times$ operating ratio) |
|  | lohav | - | -15 | mA | P22/UCK, P23/PPG1 <br> average value (operating current $\times$ operating ratio) |
| " H " level total maximum output current | Гlon | - | -50 | mA |  |
| "H" level total average output current | Elohav | - | -30 | mA | average value (operating current $\times$ operating ratio) |
| Power consumption | PD | - | 300 | mW |  |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | Tstg | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |

*: Set AVcc to the same potential as Vcc.
Also ensure that AVR and DVR do not exceed $\mathrm{AV} \mathrm{cc}+0.3 \mathrm{~V}$.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## MB89550A Series

2. Recommended Operating Conditions
$(\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V})$

| Item | Symbol | Rating |  | Unit | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Power supply voltage ${ }^{* 3}$ | Vcc1 | 2.2** | 3.6 | V | Guaranteed normal operating range (MB89557A/558A) |
|  | $\mathrm{V}_{\text {cc2 }}$ | $2.2^{* 1}$ | 5.5 | V |  |
|  | $\mathrm{V}_{\mathrm{cc} 1}$ | - | - | V | Guaranteed normal operating range (MB89P558A) |
|  | Vcc2 | $2.7^{* 2}$ | 5.5 | V |  |
|  | $\mathrm{V}_{\mathrm{cc} 1}$, $\mathrm{V}_{\mathrm{cc} 2}$ | 1.5 | 3.6 | V | To maintain RAM state in stop mode |
| A/D converter reference voltage input*4 | AVR | Vcc 1 | AV ${ }_{\text {cc }}$ | V | Guaranteed normal operating range |
| D/A converter reference voltage input*4 | DVR | Vcc 1 | AV ${ }_{\text {cc }}$ | V | Guaranteed normal operating range |
| LCD supply voltage | V0-V3 | Vss | Vcc2 | V | Models without step-up circuit, pins V0 to V3. LCD power supply range and maximum value are determined by the characteristics of the LCD display element used. |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |

*1 : The operating power supply voltage differs depending on the instruction cycle time of the operating frequency. See Figure 1.
*2 : The operating power supply voltage differs depending on the instruction cycle time of the operating frequency. See Figure 2. Note also that on the MB89PV550A the input to the $\mathrm{V}_{\mathrm{cc1}}$ pin is cut off internally, and on the MB89P558A the $V_{c c 1}$ pin is used as the $\mathrm{V}_{\mathrm{Pp}}$ pin for on-board writing.
*3 : AVcc and $\mathrm{V}_{\mathrm{cc} 2}$ should be set to the same potential. Also, care must be taken to ensure that $\mathrm{V}_{\mathrm{cc} 1}$ does not exceed Vccz.
*4 : Care must be taken to ensure that the relation between AVR and DVR is such that " $\mathrm{V}_{\mathrm{cc} 1} \leq \mathrm{AVR}$ (DVR) $\leq \mathrm{AVcc}$ +0.3 V".

## MB89550A Series

Figure 1. Operating Voltage vs. Operating Frequency (MB89558A/557A)



Instruction cycle ( $\mu \mathrm{s}$ )

* : Analog precision warranted range : AV cc $=3.5 \mathrm{~V}$ to 5.5 V
$\square$ : $\mathrm{TA}=-40^{\circ} \mathrm{C} \sim+85^{\circ} \mathrm{C}$

Figure 2. Operating Voltage vs. Operating Frequency (MB89P558A)


## MB89550A Series

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## MB89550A Series

## 3. DC Characteristics

$\left(\mathrm{AVcc}=\mathrm{AVR}=\mathrm{DVR}=\mathrm{V} \mathrm{cc} 2=5.0 \mathrm{~V}, \mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| "H" level input voltage | $\mathrm{V}_{\text {Hi }}$ | P00 to P07, P10 to P17, P20 to P27, P40 to P45, P80 to P87 | - | $0.7 \mathrm{Vcc2}$ | - | V cc2 +0.3 | V |  |
|  | $\mathrm{V}_{\mathrm{H} 2}$ | P50 to P57, P60 to P67, P70 to P77 | - | $0.7 \mathrm{Vcc2}$ | - | V3 | V | $\mathrm{V}_{\mathbf{1 H 2}}$ not to exceed V3. |
|  | $\mathrm{V}_{\text {H3 }}$ | P46, P47, P30, P31 | - | $0.7 \mathrm{Vcc2}$ | - | Vss +5.5 | V |  |
|  | $\mathrm{V}_{\text {IHS }}$ | $\overline{\text { INT10 }}$ to $\overline{\text { INT17, UI, }}$ UCK, INT20 to $\overline{\text { INT27, }}$ SCK, EC1, EC2, EC3, RST, MODA | - | 0.8 Vcc 2 | - | V cc2 +0.3 | V | Hysteresis input |
|  | $\mathrm{V}_{\text {IHS2 }}$ | SI, PWC | - | 0.8 Vcc 2 | - | Vss +5.5 | V | Hysteresis input |
| "L" level input voltage | $\mathrm{V}_{\mathrm{LI} 1}$ | P00 to P07, P10 to P17, P20 to P27, P30, P31, P40 to P47, P80 to P87 | - | Vss - 0.3 | - | 0.3 V cc 2 | V |  |
|  | $\mathrm{V}_{\mathrm{H} 2}$ | $\begin{aligned} & \text { P50 to P57, P60 to P67, } \\ & \text { P70 to P77 } \end{aligned}$ | - | Vss - 0.3 | - | 0.3 V cc2 | V | VIL2 not to exceed V3. |
|  | Vis | INT10 to INT17, UI, UCK, INT20 to INT27, SCK, EC1, EC2, EC3, RST, MODA, SI, PWC | - | Vss - 0.3 | - | 0.2 V cc2 | V | Hysteresis input |
| Voltage applied to open drain output pins | $\mathrm{V}_{\mathrm{D} 1}$ | P46, P47, P30, P31 | - | Vss - 0.3 | - | Vss +5.5 | V |  |
|  | $\mathrm{V}_{\mathrm{D} 2}$ | P50 to P57, P60 to P67, P70 to P77 | - | Vss - 0.3 | - | V3 | V | V D 2 not to exceed V3. |
| "H" level output voltage | Vонı | P00 to P07, P10 to P17, P20, P21, P24 to P27, P40 to P45, P80 to P87 | $\begin{aligned} & \text { loн }= \\ & -2.0 \mathrm{~mA} \end{aligned}$ | 4.0 | - | - | V |  |
|  | Vон2 | P22, P23 | $\begin{aligned} & \text { loн }= \\ & -4.0 \mathrm{~mA} \end{aligned}$ | 4.0 | - | - | V |  |
| "L" level output voltage | Volı | P00 to P07, P10 to P17, P20, P21, P24 to P27, P30, P31, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87 | $\begin{array}{\|l\|l} \text { loL }= \\ 4.0 \mathrm{~mA} \end{array}$ | - | - | 0.4 | V |  |
|  | Vol2 | P22, P23 | $\mathrm{loL}=12 \mathrm{~mA}$ | - | - | 0.4 | V |  |
| Input leak current (Hi-Z output leak current) | Iu | P00 to P07, P10 to P17, P20 to P27, P30, P31 P40 to P47, P50 to P57 P60 to P67, P70 to P77, P80 to P87, MODA | $\begin{aligned} & 0.0 \mathrm{~V}<\mathrm{V}_{1}< \\ & \mathrm{V}_{\mathrm{cc} 2} \end{aligned}$ | - | - | $\pm 5$ | $\mu \mathrm{A}$ | Without pull-up resistor option |

(Continued)

## MB89550A Series

$\left(\mathrm{AVcc}=\mathrm{AVR}=\mathrm{DVR}=\mathrm{Vcc2}=5.0 \mathrm{~V}, \mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Pull-up resistance | Rpull | $\begin{aligned} & \text { P00 to P07, P10 to P17, } \\ & \text { P20 to P27, P40 to P45, } \\ & \text { P80 to P87, RST } \end{aligned}$ | $\mathrm{V}_{1}=0.0 \mathrm{~V}$ | 25 | 50 | 100 | $\mathrm{k} \Omega$ | With pull-up resistor option |
| Power supply current | Icc1 | V $\mathrm{CC1}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{cC1} 1}=3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC} 2}=5.0 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{CH}}=12.5 \mathrm{MHz} \end{aligned}$ | - | 4.5 | 6 | mA | $\mathrm{t}_{\text {inst }}=0.32 \mu \mathrm{~s}$ MB89557A/ 558A |
|  |  | Vcc2 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC2} 2}=5.0 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{CH}}=12.5 \mathrm{MHz} \end{aligned}$ | - | 22 | 25 | mA | tinst $=0.32 \mu \mathrm{~s}$ MB89P558A |
|  | Icc2 | Vcc1 | $\begin{aligned} & \mathrm{V}_{\mathrm{cC} 1}=3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc} 2}=5.0 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{CH}}=10.0 \mathrm{MHz} \end{aligned}$ | - | 1.4 | 2.1 | mA | $\begin{array}{\|l} \text { tinst }=6.4 \mu \mathrm{~s} \\ \text { MB89557A/ } \\ 558 \mathrm{~A} \end{array}$ |
|  |  | Vcc2 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC2} 2}=3.0 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{CH}}=10.0 \mathrm{MHz} \end{aligned}$ | - | 5.3 | 9 | mA | $\begin{aligned} & \text { tinst }=6.4 \mu \mathrm{~s} \\ & \text { MB89P558A } \end{aligned}$ |
|  | Iccs1 | V $\mathrm{cc}^{1}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cC} 1}=3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc} 2}=3.0 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{CH}}=12.5 \mathrm{MHz} \end{aligned}$ | - | 2 | 3 | mA | Sleep mode tinst $=0.32 \mu \mathrm{~s}$ MB89557A/ 558A |
|  |  | Vcc2 | $\begin{aligned} & V_{\mathrm{CC2} 2}=5.0 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{CH}}=12.5 \mathrm{MHz} \end{aligned}$ | - | 6.2 | 10 | mA | Sleep mode <br> tinst $=0.32 \mu \mathrm{~s}$ <br> MB89P558A |
|  | Iccs2 | Vcc1 | $\begin{aligned} & \mathrm{V}_{\mathrm{cC} 1}=3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc} 2}=3.0 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{CH}}=10.0 \mathrm{MHz} \end{aligned}$ | - | 0.35 | 1 | mA | Sleep mode tinst $=6.4 \mu \mathrm{~s}$ MB89557A/ 558A |
|  |  | Vcc2 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 2}=3.0 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{CH}}=10.0 \mathrm{~Hz} \end{aligned}$ | - | 0.6 | 2 | mA | Sleep mode tinst $=6.4 \mu \mathrm{~s}$ MB89P558A |
|  | IcCL | V $\mathrm{CC1}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC} 2}=5.0 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{CL}}=32 \mathrm{kHz} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | - | 30 | 50 | $\mu \mathrm{A}$ | Sub-mode MB89557A/ 558A |
|  |  | Vcc2 | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC} 2}=3.0 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{CL}}=32 \mathrm{kHz} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | - | 4 | 8 | mA | Sub-mode MB89P558A |
|  | Iccls | Vcc1 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC} 2}=3.0 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{CL}}=32 \mathrm{kHz} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | - | 10 | 20 | $\mu \mathrm{A}$ | Sub-sleep mode MB89557A/ 558A |
|  |  | V cc 2 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 2}=3.0 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{CL}}=32 \mathrm{kHz} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | - | 20 | 50 | $\mu \mathrm{A}$ | Sub-sleep mode MB89P558A |

(Continued)

## MB89550A Series

$\left(\mathrm{AV} \mathrm{Cc}=\mathrm{AVR}=\mathrm{DVR}=\mathrm{V}_{\mathrm{cc} 2}=5.0 \mathrm{~V}, \mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Power supply current | Ісст | Vcc1 | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC} 1}=3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC} 2}=3.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~F}_{\mathrm{CL}}=32 \mathrm{kHz} \end{aligned}$ | - | 5 | 15 | $\mu \mathrm{A}$ | Clock mode Main stop MB89557A/ 558A |
|  |  | Vcc2 | $\begin{aligned} & \mathrm{V}_{\mathrm{cc} 2}=3.0 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{cL}}=32 \mathrm{kHz} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | - | 12 | 25 | $\mu \mathrm{A}$ | Clock mode Main stop MB89P558A |
|  | Icch | Vcc1 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=3.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{Cc} 2}=3.0 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{CL}}=32 \mathrm{kHz} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | - | 5 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \text { Sub- stop } \\ & \text { MB89557A/ } \\ & \text { 558A } \end{aligned}$ |
|  |  | Vcc2 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC2} 2}=3.0 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{CL}}=32 \mathrm{kHz} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | - | 5 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \text { Sub- stop } \\ & \text { MB89P558A } \end{aligned}$ |
|  | IA | AV ${ }_{\text {cc }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc} 1}=3.0 \mathrm{~V} \\ & \mathrm{~A} \mathrm{~V}_{\mathrm{cc}}=\mathrm{V}_{\mathrm{cc} 2}= \\ & 5.0 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{cH}}=12.5 \mathrm{MHz} \end{aligned}$ | - | 2 | 5 | mA | A/D converter running MB89557A/ 558A |
|  |  | AV ${ }_{\text {cc }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC2} 2}=5.0 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{CH}}=12.5 \mathrm{MHz} \end{aligned}$ | - | 3 | 6 | mA | A/D converter running MB89P558A |
|  | Іан | AV ${ }_{\text {cc }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=3.0 \mathrm{~V}, \\ & \mathrm{AV} \mathrm{Vc}=\mathrm{V}_{\mathrm{cc} 2}= \\ & 5.0 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{CH}}=12.5 \mathrm{MHz} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | - | - | 10 | $\mu \mathrm{A}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ <br> A/D converter <br> stopped <br> MB89557A/ <br> 558A |
|  |  | AV ${ }_{\text {cc }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CCO}}=5.0 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{CH}}=12.5 \mathrm{MHz} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | - | - | 10 | $\mu \mathrm{A}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ <br> A/D converter stopped MB89P558A |
| LCD divider resistance | Rlcd | - | Vcc to $V_{0}$ at $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ | - | 500 | - | $\mathrm{k} \Omega$ |  |
| COM0 to COM3 output impedance | Rvсом | COM0 to COM3 | V 1 to $\mathrm{V} 3=5 \mathrm{~V}$ | - | - | 5 | $\mathrm{k} \Omega$ |  |
| SEG0 to SEG31 output impedance | Rvseg | SEG0 to SEG31 |  | - | - | 15 | $\mathrm{k} \Omega$ |  |
| LCD <br> leak current | Ilcdl | V0 to V3, COM0 to COM3, SEG0 to SEG31 | - | - | - | $\pm 5$ | $\mu \mathrm{A}$ |  |

(Continued)

## MB89550A Series

(Continued)

| Parameter | Sym-bol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| LCD step-up output voltage | Vov3 | V3 | $\mathrm{V} 1=1.5 \mathrm{~V}$ | - | 4.5 | - | V | Models with step-up circuits only |
|  | Vov2 | V2 |  | - | 3.0 | - | V |  |
| Reference voltage input impedance | Rrin | V1 | - | 600 | 1000 | 1400 | $\mathrm{k} \Omega$ | Models with step-up circuits only |
| Input capacitance | Cin | Pins other than $\mathrm{V}_{\mathrm{cc}}$, $\mathrm{V}_{\text {ss }}$ | $\mathrm{F}_{\mathrm{CH}}=1 \mathrm{MHz}$ | - | 10 | - | pF |  |
| V1 input voltage | $\mathrm{V}_{11}$ | V1 | $\mathrm{ln}=0 \mu \mathrm{~A}$ | - | 1.5 | - | V | Models with step-up circuits only |

## MB89550A Series

## 4. AC Characteristics

(1) Reset Timing

$$
\left(\mathrm{DVR}=\mathrm{V}_{\mathrm{cc} 1}=3 \mathrm{~V}, \mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Confition | Rating |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |
| RST "L" pulse width | tzzZH | - | 48 thcly | - | ns |  |

Note : thcir is the main clock oscillator period.

(2) Power-on Reset

$$
\text { (AVss } \left.=\mathrm{Vss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Confition | Rating |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |
| Power supply rise time | tr | - | 0.05 | 50 | ms |  |
| Power supply cutoff time | toff |  | 1 | - | ms | For repeated operation |

Note : Be sure that the power supply rise time is less than the selected oscillator stabilization period. Also, when varying the supply voltage during operation, it is recommended that the supply voltage be increased gradually.
On the MB89PV550A and MB89548A oscillation begins and the power-on reset is applied on the rise
of the Vcc . On the MB89558A and MB89557A, oscillation begins and the power-on reset is applied on
the rise of the Vcc .

## MB89550A Series

(3) Power Supply Voltage


Be sure that the power supply is set so that $\mathrm{V}_{\mathrm{cc} 2} \geq \mathrm{V}_{\mathrm{cc}}$.
The MB89PV550A and MB89P558A operate on the Vccz power supply only.
On the MB89558A and MB89557A, $\mathrm{V}_{c c 1}$ is the power supply for internal CPU operation, and $\mathrm{V}_{\mathrm{cc}}$ is the I/O power supply.
(4) Clock Timing
(AVss $=\mathrm{Vss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin Name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Clock frequency | $\mathrm{F}_{\mathrm{ch}}$ | X0, X1 | - | 1 | - | 12.5 | MHz |  |
|  | Fcı | X0A, X1A |  | - | 32.768 | - | kHz |  |
| Clock cycle time | thcyl | X0, X1 |  | 80 | - | 1000 | ns |  |
|  | tıcyl | X0A, X1A |  | - | 30.5 | - | $\mu \mathrm{s}$ |  |
| Input clock pulse width | $\begin{aligned} & \mathrm{P}_{\mathrm{wH}} \\ & \mathrm{P}_{\mathrm{wL1}} \end{aligned}$ | X0 |  | 20 | - | - | ns | External clock |
|  | Pwhz <br> Pwl2 | X0A |  | - | 15.2 | - | $\mu \mathrm{s}$ | External clock |
| Input clock rise, fall time | $\begin{aligned} & \text { tcR } \\ & \text { tcF } \end{aligned}$ | X0 |  | - | - | 10 | ns | External clock |

## MB89550A Series

- X0 and X1 clock timing and input conditions

- Clock configurations

When using a crystal oscillator or ceramic oscillator


When using an
external clock


## MB89550A Series

- X0A and X1A clock timing conditions

- Clock configurations

(5) Instruction Cycle
(AVss $=\mathrm{Vss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | $\begin{gathered} \text { Sym- } \\ \text { bol } \end{gathered}$ | Value | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Instruction cycle (minimum instruction execution time) | tinst | 4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн, | $\mu \mathrm{s}$ | $\begin{aligned} & \text { Operating at } \mathrm{F}_{\mathrm{CH}}=12.5 \mathrm{MHz} \\ & \left(4 / \mathrm{F}_{\mathrm{CH}}\right) \\ & \text { tinst }=0.32 \mu \mathrm{~s} \end{aligned}$ |
|  |  | 2/Fcı | $\mu \mathrm{s}$ | $\begin{aligned} & \text { Operating at } \mathrm{F}_{\mathrm{CL}}=32.768 \mathrm{kHz} \\ & \text { tinst }=61.036 \mu \mathrm{~s} \end{aligned}$ |

Note : Instruction execution time settings differ for 12.5 MHz operation.

## MB89550A Series

(6) Serial I/O timing
$\left(\mathrm{V} \mathrm{Cc} 1=3.0 \mathrm{~V}, \mathrm{AV} \mathrm{cc}=\mathrm{AVR}=\mathrm{DVR}=\mathrm{V}_{\mathrm{cc} 2}=5 \mathrm{~V}, \mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin Nme | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Serial clock cycle time | tscre | SCK, UCK | Internal clock operation | 2 tinst* | - | $\mu \mathrm{s}$ |  |
| $\begin{aligned} & \text { SCK } \downarrow \rightarrow \text { SO time } \\ & \text { UCK } \downarrow \rightarrow \text { UO time } \end{aligned}$ | tsov | $\begin{gathered} \text { SCK, SO, UCK, } \\ \text { UO } \end{gathered}$ |  | -200 | +200 | ns |  |
| $\begin{aligned} & \text { Valid SI } \rightarrow \text { SCK } \uparrow \\ & \text { Valid UI } \rightarrow \text { UCK } \uparrow \end{aligned}$ | tivsh | SI, SCK |  | 1/2 tinst* | - | $\mu \mathrm{s}$ |  |
| SCK $\uparrow \rightarrow$ valid SI hold time UCK $\uparrow \rightarrow$ valid UI hold time | tshix | SCK, SI, UCK, UI |  | 1/2 tinst* | - | $\mu \mathrm{S}$ |  |
| Serial clock "H" pulse width | tsHSL | SCK, UCK | External clock operation | 1 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| Serial clock "L" pulse width | tstsh |  |  | 1 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| $\begin{aligned} & \text { SCK } \downarrow \rightarrow \text { SO time } \\ & \text { UCK } \downarrow \rightarrow \text { UO time } \end{aligned}$ | tsov | $\begin{gathered} \text { SCK, SO, UCK, } \\ \text { UO } \end{gathered}$ |  | 0 | 200 | ns |  |
| $\begin{array}{\|l} \hline \text { Valid SI } \rightarrow \text { SCK } \uparrow \\ \text { Valid UI } \rightarrow \text { UCK } \uparrow \end{array}$ | tivsh | SI, SCK, UI, UCK |  | 1/2 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| SCK $\uparrow \rightarrow$ valid SI hold time UCK $\uparrow \rightarrow$ valid UI hold time | tshix | SCK, SI, UCK, UI |  | 1/2 tinst* | - | $\mu \mathrm{s}$ |  |

*: For a definition of tinst see " (5) Instruction Cycle".

- Internal shift clock mode

- External shift clock mode



## MB89550A Series

(7) Peripheral Input Timing

| Parameter | Symbol | Pin Nme | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Peripheral input "H" level pulse width 1 | tıIIH1 | EC1, EC2, EC3 $\overline{\mathrm{INT} 10}$ to $\overline{\mathrm{INT} 17}$ | - | 1 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| Peripheral input "L" level pulse width 1 | tIHIL1 | EC1, EC2, EC3 $\overline{\text { INT10 }}$ to $\overline{\text { NT1 }} 7$ | - | 1 tinst $^{*}$ | - | $\mu \mathrm{s}$ |  |
| Peripheral input "H" level pulse width 1 | tILIH2 | PWC, $\overline{\mathrm{INT} 20}$ to $\overline{\mathrm{INT} 27}$ | - | 2 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| Peripheral input "L" level pulse width 1 | tIHIL2 | PWC, <br> $\overline{\mathrm{INT} 20}$ to $\overline{\mathrm{INT} 27}$ | - | 2 tinst $^{*}$ | - | $\mu \mathrm{s}$ |  |

*: For a definition of tinst see " (5) Instruction Cycle".


## MB89550A Series

(8) Electrical Characteristics for the A/D Converter
$\left(\mathrm{V}_{\mathrm{cc} 1}=3 \mathrm{~V}, \mathrm{AV} \mathrm{cc}=\mathrm{AVR}=\mathrm{DVR}=\mathrm{V}_{\mathrm{cc} 2}=3.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{AV} \mathrm{Vss}=\mathrm{V} \mathrm{ss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Item | Symbol | Pin <br> Nme | Condition | Rating |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Resolution |  |  | - | - | 10 | - | bit |  |
| Total error |  |  | $A V R=A V c c$ | - | - | $\pm 5.0$ | LSB |  |
| Linearity error |  |  |  | - | - | $\pm 2.5$ | LSB |  |
| Differential linearity error |  |  |  | - | - | $\pm 1.9$ | LSB |  |
| Zero transition voltage | Vot | ANO to AN7 |  | AVss-3.5 | $+0.5$ | AVss + 4.5 | LSB |  |
| Full scale transition voltage | $\mathrm{V}_{\text {FSt }}$ |  |  | AVR - 6.5 | AVR - 1.5 | AVR + 1.5 | LSB |  |
| Variation between channels | - |  |  | - | - | 4 | LSB |  |
| Conversion time |  | - | - | - | 60 tinst | - | $\mu \mathrm{s}$ | * |
| Sampling time |  |  |  | - | 16 tinst | - | $\mu \mathrm{s}$ |  |
| Analog input current | Iain | ANO to AN7 |  | - | - | 10 | $\mu \mathrm{A}$ |  |
| Analog input voltage | $V_{\text {AIN }}$ |  |  | AVss | - | AVR | V |  |
| Reference voltage | - | AVR |  | AVss +2.7 | - | AVcc | V |  |
| Reference voltage supply current | IR |  | A/D operating | - | 400 | - | $\mu \mathrm{A}$ |  |
|  | IRH |  | A/D stop | - | - | 5 | $\mu \mathrm{A}$ |  |

*: Includes sampling time.
(9) Electrical Characteristics for the D/A Converter
$\left(\mathrm{V}_{\mathrm{cc} 1}=3 \mathrm{~V}, \mathrm{AV} \mathrm{cc}=\mathrm{AVR}=\mathrm{DVR}=\mathrm{V}_{\mathrm{cc} 2}=3.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{AV} \mathrm{ss}=\mathrm{Vss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Item | Symbol | Pin Nme | Condition | Rating |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Resolution | - |  | - | - | 8 | - | bit |  |
| Differential linearity error |  | - | $\mathrm{AVR}=\mathrm{AV}$ cc | - | - | $\pm 0.9$ | LSB |  |
| Linearity error |  |  |  | - | - | $\pm 1.5$ | LSB |  |
| Conversion time |  |  |  | - | 10 | 20 | $\mu \mathrm{s}$ | *1 |
| Analog reference voltage |  | DVR |  | Vss +3.0 | - | AVcc | V |  |
| Reference voltage supply current | Idve |  | D/A running | - | 120 | 300 | $\mu \mathrm{A}$ | *2 |
|  | Idvrs |  | D/A off | - | - | 10 | $\mu \mathrm{A}$ | *3 |
| Analog output impedance | - | - | - | - | 20 | - | k $\Omega$ | MB89P558A |
|  |  |  |  | - | 30 | - | $k \Omega$ | $\begin{aligned} & \text { MB89558A/ } \\ & \text { 557A } \end{aligned}$ |

*1 : With load capacitance 20 pF .
*2 : No-load conversion
*3 : Stop mode

## MB89550A Series

## (10) A/D Converter Glossary

- Resolution

The level of analog variation that can be recognized by the A/D converter.

- Linearity error (Unit : LSB)

The deviation between the actual conversion characteristics and the line linking the zero transition point ("00 0000 $0000 " \hookleftarrow \rightarrow 0000000001 "$ ) and the full-scale transition point ("11 $11111110 " \hookleftarrow \rightarrow 1111111111 "$ ) .

- Differential linearity error (Unit : LSB)

The variation from the theoretical input voltage required to change the output code by 1 LSB.

- Total error (Unit : LSB)

The total error is the difference between the actual value and the theoretical value.

Theoretical I/O characteristics


Total error


$$
1 \mathrm{LSB}=\frac{\mathrm{V}_{\text {FST }}-\mathrm{V}_{\text {OT }}}{1022}(\mathrm{~V}) \quad \text { Total error for digital output } \mathrm{N}=\frac{\mathrm{V}_{\mathrm{NT}}-\{1 \mathrm{LSB} \times \mathrm{N}+0.5 \mathrm{LSB}\}}{1 \mathrm{LSB}}
$$

## MB89550A Series

(Continued)


## MB89550A Series

## (11) Notes for A/D Conversion

- Analog input pins and input impedance

The A/D converter in the MB89550A series incorporates a sample \& hold circuit as shown below. When an A/ D conversion starts, the voltage at the analog input pin is captured by the sample \& hold capacitor for a period of 16 instruction cycles.
Accordingly, if the output impedance of the external circuit connected to the analog input is high, the analog input voltage may not stabilize within the period of the analog input sampling time. Therefore, it is recommended that the output impedance of the external circuit be sufficiently low ( $10 \mathrm{k} \Omega$ or less) .

- Equivalent circuit for MB89558A and MB89557A analog input

Sample \& hold circuit


- Equivalent circuit for MB89P558A and MB89PV550A analog input

Sample \& hold circuit


- Error

The relative error increases as $\mid \mathrm{AVR}-\mathrm{AV}$ ss $\mid$ becomes smaller.

## MB89550A Series

## - EXAMPLE CHARACTERISTICS

## (1) Power Supply Current (External Clock)



(2) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)

(3) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)


## MB89550A Series

(4) Pull-up Resistance

(5) " H " Level Output Voltage

(6) "L" Level Output Voltage


## MB89550A Series

## (7) A/D Converter Characteristic Example




## MB89550A Series

## MASK OPTIONS

| No. | Part No. | $\begin{aligned} & \hline \text { MB89557A } \\ & \text { MB89558A } \end{aligned}$ | MB89P558A | MB89PV550A |
| :---: | :---: | :---: | :---: | :---: |
|  | Specifying procedure | Specify when ordering mask | Specify at time of order | Specify at time of order |
| 1 | LCD drive power supply <br> - Built-in step-up circuit <br> - Built-in multiplier resistance (for external connection) | Selectable | -201 built-in multiplier resistance | -201 built-in multiplier resistance |
|  |  |  | -202 built-in step-up circuit | -202 built-in step-up circuit |
|  |  |  | -203 built-in step-up circuit | -203 built-in step-up circuit |
| 2 | Port/segment selection*1P66 (SEG22), P67 (SEG23),P70 (SEG24), P71 (SEG25),P72 (SEG26), P73 (SEG27),P74 (SEG28), P75 (SEG29),P76 (SEG30), P77 (SEG31) | Selectable | -201 segment selected (SEG22-SEG31 selected) | -201 segment selected (SEG22-SEG31 selected) |
|  |  |  | -202 segment selected (SEG22-SEG31 selected) | -202 segment selected (SEG22-SEG31 selected) |
|  |  |  | -203 port selected (P66, P67, P70-P77 selected) | -203 port selected (P66, P67, P70-P77 selected) |
| 3 | Main clock <br> Initial value*2 selection for oscillator stabilization wait period $(\mathrm{Fch}=12.5 \mathrm{MHz})$ <br> - 01 : $2^{14} /$ Fch <br> (approx. 1.31 ms ) <br> - $10: 2^{17} /$ Fch <br> (approx. 10.48 ms ) <br> - 11 : $2^{18} /$ Fch <br> (approx. 20.97 ms ) | Selectable | $2^{18 / F c h}$ (approx. 20.97 ms ) | $2^{18} / \mathrm{Fch}$ <br> (approx. 20.97 ms ) |

*1 : This selection determines whether pins P66, P67, P70-P77 are used as I/O ports or as segment output pins. If they are used as ports, then SEG22-SEG31 (Nch open drain) are not restricted by the condition for input voltage to pins (Vin), namely that "Vin must be lower than the voltage at the V3 pin".
*2 : This represents the initial value of the oscillator stabilization period select bit (SYCC : WT1, WT0) of the system clock control register.

## MB89550A Series

## ORDERING INFORMATION

| Part No. | Package | Remarks |
| :--- | :---: | :---: |
| MB89558APFV-XXX | 100-pin Plastic LQFP <br> (FPT-100P-M05) |  |
| MB89558APFT-XXX | 100-pin Plastic TQFP <br> (FPT-100P-M18) |  |
| MB89P558A-201PFV versions without step-up <br> MB89P558A-202PFV with step-up 32 Segment <br> MB89P558A-203PFV with step-up 22 Segment | 100-pin Plastic LQFP <br> (FPT-100P-M05) |  |
| MB89P558A-201PFT versions without step-up <br> MB89P558A-202PFT with step-up 32 Segment <br> MB89P558A-203PFT with step-up 22 Segment | 100-pin Plastic TQFP <br> (FPT-100P-M18) |  |
| MB89PV550A-201CF versions without step-up <br> MB89PV550A-202CF with step-up 32Segment <br> MB89PV550A-203CF with step-up 22Segment | 100-pin Ceramic MQFP <br> (MQP-100C-P02) |  |

## MB89550A Series

## PACKAGE DIMENSIONS

100-pin plasic LQFP
(FPT-100P-M05)

© 2000 FUJITSU LIITTED F100007S-3C-5
(Continued)

## MB89550A Series


(Continued)

## MB89550A Series

(Continued)

© 1994 FUJTTSU LIMTED M100002SC--2.2

## MB89550A Series

## FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).
Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.


[^0]:    *: The MB89PV550A provides only evaluation functions (functions for use with emulation tools). This model cannot use piggyback functions (functions for use with $E^{2} P R O M$ ).

