8-bit Proprietary Microcontroller cmos

F²MC-8L MB89550A Series

MB89557A/558A/P558A/PV550A

■ DESCRIPTION

The MB89550A series is a general-purpose, single-chip microcontroller that features a compact instruction set and contains a range of peripheral functions including a dual-clock control system, 5-level operating speed control, LCD controller driver, A/D converter, D/A converter, timer, serial interface, PWM timer, PWC timer, and external interrupts. The LCD controller driver is particularly suited for simultaneous control of LCD duty drive and static drive functions.

■ FEATURES

- Range of package options
 - LQFP package (0.5 mm pitch)
 - TQFP package (0.4 mm pitch)


• High speed operation at low voltage

Minimum instruction execution time 0.32 μs (for 12.5 MHz oscillation)

• F2MCR-8L CPU core

Instruction set optimized for controller applications

- · Multiplication and division instructions
- 16-bit arithmetic operations
- Bit test branch instructions
- · Bit manipulation instructions, etc.





(Continued)

• Dual-clock control system

- Main clock 12.5 MHz maximum: (Four speed settings available, oscillation halts in sub-clock mode)
- Sub-clock 32.768 kHz: (Operation clock for sub-clock mode)

• 11 timer systems

- 8/16-bit timer counter 1 (square wave output, 2-channel output switching available)
- 8/16-bit timer counter 2 (square wave output, 2-channel output switching available)
- 16-bit timer counter (also functions as event counter)
- 8-bit PWM timer (8-bit PWM timer × 2 channels or PPG timer × 1 channel, includes event counter function)
- 8-bit PWC timer (8-bit PWC timer × 1 channel)
- 6-bit PPG timer (6-bit PPG timer × 1 channel)
- 21-bit timebase timer
- Clock prescaler (17-bit)

• UART/serial interface

UART/SIO switching

UART

Clock synchronous/asynchronous switching available

• 10-bit A/D converter

• 10-bit A/D × 8 channels

• 8-bit D/A converter

• 8-bit D/A × 2 channels

External interrupts

- Eight independent inputs can be used for recovery from low-power consumption modes (selection of rising, falling, or both edge detection functions).
- Eight independent inputs can be used for recovery from low-power consumption modes (L level detection function included).

Clock output functions

- High speed clock signal multiplied by 2 available as output from HCLK pin.
- Low speed clock pulse output available from LCLK pin.

• LCD controller driver

- 32SEG × 4COM (maximum 128 pixels)
 - 8 dedicated to segment output only
 - 8 for port or segment use
 - 16 for port, segment, or static use
- Built-in step-up power supply for driving LCD (optionally available)

• Low-power consumption modes (standby modes)

- Stop mode (all oscillations halt in sub-clock mode, current consumption falls to almost zero)
- Sleep mode (the CPU stops to reduce current consumption to approximately 1/3 of normal)
- Clock mode (all operations other than the clock prescaler halt, current consumption is very low)
- Sub clock mode (systems operate on sub-clock signals)

Maximum 66 I/O ports

- General-purpose I/O ports (N-ch open drain) : 4
- General-purpose I/O ports (N-ch open drain) : 24
- [also function as LCD ports, with restrictions]
- General purpose I/O ports (CMOS): 38

■ PRODUCT LINEUP

Part no.		t no.	MB89P558A-201 MB89P558A-202 MB89P558A-203	MB89557A	MB89558A	MB89PV550A*-201 MB89PV550A*-202 MB89PV550A*-203		
ROM size			48 KB	32 KB	48 KB	_		
RA	M size		2 KB	1 KB	2 KB	1 KB		
Pa	ckages		LQFP100 TQFP100	LQFP100 TQFP100	LQFP100 TQFP100	LQFP100		
Cla	assification		One-time product	Mask ROM product	Mask ROM product	Evaluation product		
CPU functions			Instruction bit length Instruction length Data bit length	Number of instructions : 136 Instruction bit length : 8-bit Instruction length : 1 to 3bytes Data bit length : 1-, 8-, 16-bits Minimum execution time : 0.32 μs (at 12.5 MHz)				
	Ports		Output-only ports (N- General-purpose I/O General-purpose I/O	ports (N-ch open drain	n)			
	8/16-bit timer counter 1		2-channel 8-bit timer/counter operation (also functions as 1-channel 16-bit timer) with square wave output function					
	8/16-bit timer counter 2		2-channel 8-bit timer/counter operation (also functions as 1-channel 16-bit timer) with square wave output function					
ons	16-bit timer counter		16-bit timer/counter o	peration, 16-bit event	counter operation			
Peripheral Functions	PPWM time	r	2-channel 8-bit PWM with event counter full		functions as 1-channel	PPG timer)		
eral	PWC timer		1-channel 8-bit PWC timer operation					
riph	6-bit PPG tir	mer	1-channel 6-bit PWM	timer operation				
Pe	LCD controll driver	I ISOME DOTTS DIOVIGE SELECTION OF LILLY DIVE/STATIC DIVE/NI-CH ODEN DISTRICT DOTT			ppen drain I/O port func-			
	UART	SIO Switchable between UART (with clock synchronous/asynchronous data tran				s data transfer function)		
	UART/SIO		Data transfer function for UART/SIO					
	A/D converte	er	8-channel 10-bit reso	lution				
	D/A converte	er	2-channel, 8-bit resolution					
	Clock output	t	High speed clock multiplied×2, and sub clock output available					
Sta	andby modes		Sub clock mode, slee	ep mode, clock mode, a	and stop mode			

^{*:} The MB89PV550A provides only evaluation functions (functions for use with emulation tools). This model cannot use piggyback functions (functions for use with E²PROM).

■ OPTIONS AND CORRESPONDING PRODUCTS

		-201 Options	-202 Options	-203 Options
LCI	D step-up circuit	No step-up circuit	Step-up circuit included	
PORT/SEG dual-use pin selection		SEG8 to SEG31 : SEG/PORT dual use	SEG8 to SEG31 : SEG/PORT dual use	SEG8 to SEG21 : SEG/PORT dual use SEG22 to SEG31 : N-ch open drain*1
	Evaluation model	MB89PV550A-201	MB89PV550A-202	MB89PV550A-203
Model	One-time model	MB89P558A-201	MB89P558A-202	MB89P558A-203
type	Mask ROM model*2	MB89557A	MB89557A	MB89557A
	INIASK KOM MODEL -	MB89558A	MB89558A	MB89558A

^{*1 :} The SEG22-SEG31 pins (N-ch open drain) are not subject to the restriction that input voltage (V_{IN}) must be less than the voltage at the V3 pin.

■ OSCILLATOR STABILIZATION WAIT TIME SELECTION

The MB89557A/558A allow a selection of default value for oscillator stabilization wait time, to be selected at the time of mask ROM ordering.

Oscillator stabilization wait time selection	Remarks
214/Fсн	1.31 ms (at F = 12.5 MHz)
217/Fсн	10.48 ms (at F = 12.5 MHz)
218/Fсн	20.97 ms (at F = 12.5 MHz)

^{*2 :} Options may be specified at the time of mask ROM ordering.

■ DIFFERENCES AMONG PRODUCTS AND PRECAUTIONS FOR MODEL SELECTION

• Package and Model Combinations

Models Package	MB89PV550A	MB89P558A	MB89557A MB89558A
FPT-100P-M05 (LQFP-100 0.5 mm pitch)	×	0	0
FPT-100P-M18 (TQFP-100 0.4 mm pitch)	×	0	0
MQP-100C-P02 (MQFP-100 0.5 mm pitch)	0	×	×

Note: Compatible with all options (-201/202/203).

- Memory Space
 - When evaluating chips using piggyback evaluators etc., please take note of the differences among products before making the evaluation.
- Current Consumption
 - When operating at low speed, one-time PROM and EPROM products will consume more current than mask ROM products. However, the current consumption in sleep/stop modes is the same.
 - For specific details about each package, see " PACKAGE DIMENSIONS".
 - For details about power consumption, see "■ ELECTRICAL CHARACTERISTICS" .
- Mask Options
 - The available options, and methods of using options, differ according to the model. Be sure to confirm the options from the "■ MASK OPTIONS" section.
- LCD Drive Step-up Power Circuit

The MB89550A series is available with or without the step-up circuit option as a mask option.

Power Supply Path

The models in the MB89550A series have two power supply pins, Vcc1 and Vcc2, with power supply paths that differ according to the model.

Models	Supply pin	Power supply path	
MB89557A/	Vcc1	3V power supply pin for internal resource operation, including the CPU.	
558A	Vcc2	5V power supply pin for input/output ports.	
	Vcc1	V _{PP} pin for on-board writing.	
MB89P558A V power supply pin for internal resource of output pins.		V power supply pin for internal resource operation, including the CPU, and for input/output pins.	
	Vcc1	Internally shut off, operates as input to Vcc2 only.	
MB89PV550A	Vcc2	5V power supply pin for internal resource operation, including the CPU, and for input/output pins.	

Oscillator Startup and Power-on Reset

On the MB89PV550A and MB89P558A, oscillator startup and power-on reset are applied at the rise of the V_{CC2} input. On the MB89558A and MB89557A, oscillator startup and power-on reset are applied at the rise of the V_{CC1} input.

• Wide Register Functions

The space available for use of wide register functions is as follows.


MB89PV550A 2000H to FFFFH MB89P558A 4000H to FFFFH MB89558A 4000H to FFFFH MB89557A 8000H to FFFFH

• The P40, P41, P84, P85 Pins

On the MB889PV550A, an external oscillator signal equivalent to 64 clock pulses is required to initialize the P40, P41, P84, and P85 pins. Note therefore that at power-on there is an interval in which the values of these ports is undefined.

On the MB89P558A, MB89558A, and MB89557A, these ports are set to "Hi-Z" status at power-on.

■ PIN ASSIGNMENTS



■ PIN DESCRIPTION

Pin No.	Pin Name	Circuit Type	Function
1	SEG05	Н	
2	SEG06	Ι	Segment output pins for LCDC duty drive.
3	SEG07	Ι	
4	P50/ SEG08	G	N-ch open drain I/O pin. Also functions as a segment output pin for LCDC duty drive.
5	Vss		Power supply (GND) pin.
6	P51/ SEG09		
7	P52/ SEG10		
8	P53/ SEG11		
9	P54/ SEG12	G	N-ch open drain I/O pins. Also function as segment output pins for LCDC duty drive.
10	P55/ SEG13		
11	P56/ SEG14		
12	P57/ SEG15		
13	P60/ SEG16		
14	P61/ SEG17		
15	P62/ SEG18		
16	P63/ SEG19		
17	P64/ SEG20	C	N-ch open drain I/O pins.
18	P65/ SEG21	G	Also function as segment output pins for LCDC duty drive or static drive.
19	P66/ SEG22		
20	P67/ SEG23		
21	P70/ SEG24		
22	P71/ SEG25		

Pin No.	Pin Name	Circuit Type	Function
23	P72/		
	SEG26		
24	P73/ SEG27		
25	P74/ SEG28	0	N-ch open drain I/O pins.
26	P75/ SEG29	G	Also function as segment output pins for LCDC duty drive or static drive.
27	P76/ SEG30		
28	P77/ SEG31		
29	AVR	_	A/D converter reference voltage input pin.
30	AVcc	_	A/D converter and D/A converter power supply pin.
31	P07/AN7		
32	P06/AN6		
33	P05/AN5		
34	P04/AN4	-	General purpose I/O ports. Also function as analog input pins.
35	P03/AN3	D	
36	P02/AN2		
37	P01/AN1		
38	P00/AN0		
39	AVss	_	A/D converter and D/A converter power supply pin (GND).
40	P17/INT17		
41	P16/INT16		
42	P15/INT15		General purpose I/O ports.
43	P14/INT14	Е	Also function as external interrupt 1 input pins.
44	P13/INT13		External interrupt 1 input signals are hysteresis signals (edge detection).
45	P12/INT12		
46	P11/INT11		
47	Vcc2	_	Power supply (5V) pin.
48	P10/ĪNT10	E	General purpose I/O port. Also functions as an external interrupt 1 input pin. External interrupt 1 input signals are hysteresis signals (edge detection).
49	RST	I	Reset input pin.
50	X0A	۸	Crystal assillator pine (22 KHz)
51	X1A	A	Crystal oscillator pins (32 KHz) .

Pin No.	Pin Name	Circuit Type	Function	
52	MODA	F	Operating mode setting pin.	
53	X0	A Crystal oscillator pins (Max12.	Crystal oscillator pins (Max12.5 MHz) .	
54	X1	ζ	Crystal Oscillator pins (Max12.3 Mil 12).	
55	P80/INT24	E	General purpose I/O port. Also functions as an external interrupt 2 input pin. External interrupt 2 input signals are hysteresis signals (level detection).	
56	Vss	_	Power supply (GND) pin.	
57	P81/INT25		General purpose I/O ports.	
58	P82/INT26	Е	Also function as external interrupt 2 input pins.	
59	P83/INT27		External interrupt 2 input signals are hysteresis signals (level detection).	
60	P20/UI	Е		
61	P21/UO	В	General purpose I/O ports. Also function as 8-bit serial I/O pins.	
62	P22/UCK	E	This falletion as a bit schall he pins.	
63	P23/PPG1	В	General purpose I/O port. Also functions as the 6-bit PPG timer output.	
64	P24/INT20			
65	P25/INT21	_	General purpose I/O ports. Also function as external interrupt 2 input pins. External interrupt 2 input signals are hysteresis signals (level detection).	
66	P26/INT22	E		
67	P27/INT23			
68	P30	17	N shapen drain I/O nine	
69	P31	K	N-ch open drain I/O pins.	
70	DAOUT2		D/A converter output nine	
71	DAOUT1	С	D/A converter output pins.	
72	DVR		D/A converter reference voltage input pin.	
73	P84/TO21	0	General purpose I/O ports.	
74	P85/TO22	В	Also function as 8/16-bit timer pins.	
75	P86/EC2/ LCLK	Е	 P84 can be used as the output for the main clock×2 pulse. P86 can be used as the event counter input or sub-clock pulse output. 	
76	P87/EC3	Е	General purpose I/O port. Also functions as a 16-bit timer pin.	
77	P40/TO11/ WTO	В	General purpose I/O ports.	
78	P41/TO12/ HCLK	ם	Also function as 8/16-bit timer pins.	
79	P42/ PWM1/ EC1	E	General purpose I/O ports. Also function as PWM timer pins.	
80	P43/PWM2	В		

Pin No.	Pin Name	Circuit Type	Function
81	P44/SCK	Е	
82	P45/SO	В	General purpose I/O ports. Also function as UART pins.
83	P46/SI	J	The same of the price
84	P47/PWC	J	General purpose I/O port. Also functions as the PWC timer pin.
85	C1		Step-up voltage circuit capacitance connection pins.
86	C0		Step-up voltage circuit capacitance connection pins.
87	V0		
88	V1		LCD drive power supply pins.
89	V2		LCD drive power supply pins.
90	V3		
91	COM0		
92	COM1	Н	Dedicated LCDC common output pins.
93	COM2	- 11	Dedicated ECDC common output pins.
94	COM3		
95	SEG00		
96	SEG01	Н	Dedicated LCDC segment output pins.
97	SEG02		
98	Vcc1	_	Power supply (3V) pin.
99	SEG03	Н	Dedicated LCDC segment output pins.
100	SEG04	П	Dedicated ECDC segment output pins.

■ I/O CIRCUIT TYPES

Туре	Circuit	Remarks
А	X1 (X1A) X0 (X0A) Main clock control signal (Sub-clock control signal)	Oscillation feedback resistance • High speed side = approx. 1 $M\Omega$ • Low speed side = approx. 4.5 $M\Omega$
В	Pull-up control register Input control signal	• CMOS I/O
С	Output enable Analog output	D/A output
D	Pull-up control register Pull-up control register Port input signal Analog input	A/D input CMOS I/O

Туре	Circuit	Remarks
E	Pull-up control register Pull-up control register Port input control Resource input	CMOS I/O Hysteresis input (for external interrupt 0, 1, 2 input)
F	Input	CMOS input
G	Input control — Port input signal — Nch	LCDC output N-ch open drain I/O
Н		LCDC output
I	R Pch Nch Input	Hysteresis input Pull-up resistance
J	Resource input Input control signal Port input	Hysteresis input N-ch open drain I/O (Continued)

Type	Circuit	Remarks
К	Input control signal — Port input	N-ch open drain I/O

HANDLING DEVICES

Maximum rated voltage (Prevention of latchup)

Be careful never to exceed maximum rated voltages.

In CMOS IC devices, a condition known as latch-up may occur if voltages higher than Vcc or loser than Vss are applied to input or output pins other than medium- or high-voltage pins, or if the voltage applied between Vcc and Vss exceeds the rated voltage level.

When latch-up occurs, the power supply current increases rapidly resulting in thermal damage to circuit elements. Therefore it is necessary to ensure that maximum ratings are not exceeded in circuit operation. Similarly, when turning the analog power supply on or off, it is necessary to ensure that the analog power supply voltages (AVcc, AVR, and DVR) and analog input voltages do not exceed the digital power supply (Vcc).

Power supply voltages

Power supply voltages should be kept as stable as possible.

Rapid fluctuation of the voltage may cause the device to operate abnormally, even if the voltage remains within the allowed operating range.

As a standard for power supply voltage stability, it is recommended that the peak-to-peak Vcc ripple voltage at commercial supply frequency (50 Hz to 60 Hz) be 10% or less of Vcc. Also when the power supply is turned on or off the transient voltage fluctuation be no more than 0.1V/ms or less.

Treatment of unused input pins
 Leaving unused input pins unconnected can cause abnormal operation. Unused input pins should always be pulled up or down.

Treatment of N.C. pins

N.C. (not connected) pins should always be left open.

- Treatment of power supply pins on devices with A/D or D/A converters
 Even when the A/D or D/A converters are not in use, be sure to make the necessary connections to ensure that AVcc = Vcc, AVss = AVR = DVR = Vss.
- Precautions on using an external clock
 An oscillation stabilization delay occurs after a power-on reset or when recovering from sub-clock or stop mode, even if an external clock is used.
- Treatment of unused dedicated LCD pins
 Dedicated SEG output pins should be left open when not in use.
- Handling of ports also used as segment pins
 When a ports is used as a segment pin, take care to ensure that the voltage applied to the pin does not exceed
 V3 (the segment drive voltage). This precaution is particularly necessary in models with step-up voltage circuits.
 Note also that after power-on or during a reset, an "L" level default signal is output form the segment/port pin.
- Treatment of unused LCD pins
 Connect the V3 pin to Vcc2. The other dedicated LCD pins V0, V1, V2, C0, and C1 should be pulled down.
- Executing programs on RAM
 When programs are executed on RAM, debugging cannot be performed even with the use of the MB89PV550A.
- Wild register functions
 Wild registers cannot be debugged with the MB89PV550A or tools. To verify operation, use the MB89P558A and perform in-place testing.

■ PROGRAMMING SPECIFICATIONS FOR ONE-TIME PROM PRODUCTS

The MB89P558A has a "PROM mode" with functions equivalent to the MBM27C1001, that enables the micro-controller to be programmed by writing from a general-purpose ROM programmer with the use of a special adapter. Note however that electronic signature mode is not available.

ROM Programmer Adapters

With some ROM programmers the insertion of approximately $0.1\mu F$ capacitance between V_{PP} and V_{SS} or between V_{CC} and V_{SS} allows more stable writing performance. The following table lists ROM programmer adapters.

ROM Programmer Adapters


Part No.	Package	Adapter Part No.
MB89P558A	FPT-100P-M05	ROM-100SQF-32DP-8LA2
IVIDO9F 330A	FPT-100P-M18	ROM-100SQF-32DP-8LA

Inquiries

Sun Hayato Co., Ltd. : TEL 03-3986-0403

PROM Mode Memory Map
 The PROM mode memory map is shown below.


PROM Mode Memory Map



- EPROM Programming Procedure
- 1) Set the EPROM programmer type to MBM27C1001.
- 2) Load the program data into addresses 14000_H to 1FFFF_H in the EPROM programmer.
- 3) Use the EPROM programmer to program to addresses 14000H to 1FFFFH.
- Recommended Screening Conditions

High-temperature aging is the recommended method of screening unprogrammed one-time PROM microcontrollers before mounting.


The flow of the screening process is shown below.



• About Writing Yields

The nature of chips before one-time writing of microcontroller programs to PROM prevents the use of all-bit writing tests. Therefore it is not possible to guarantee writing yields of 100% in some cases.

■ BLOCK DIAGRAM



■ CPU CORE

Memory space

The MB89550A has 64 Kbytes of memory space, composed of the I/O area, RAM area, ROM area, and external area. The memory space includes general purpose registers, as well as areas used for special purposes such as vector tables.

- I/O Area (address : 0000н to 007Fн)
 - This area is allocated to control registers and data registers for internal peripheral functions.
 - Because the I/O area is part of memory space, it can be accessed in the same ways. Direct addressing provides faster access.


RAM Area

- Static RAM is provided for use as an internal data area.
- The size of internal RAM differs between product models.
- High speed access is available to addresses 80_H to FF_H using direct addressing (the area available for use is restricted on some models).
- Addresses 100_H to 1FF_H are used as the general-purpose register area.
- If a reset is applied during writing to RAM, the value of date at the target addresses is not assured.

ROM Area

- ROM is provided for use as the internal program area.
- The size of internal ROM differs between product models.
- Addresses FFC0_H to FFFF_H are used for special purpose data such as vector tables.

Memory Map



■ I/O MAP

Address	Abbreviation	Resister Name	Read/Write	Initial Value
00н	PDR0	Port 0 data register	R/W	XXXXXXXXB
01н	DDR0	Port 0 direction register	W	0000000B
02н	PDR1	Port 1 data register	R/W	XXXXXXXXB
03н	DDR1	Port 1 direction register	W	0000000
04н to 06н		Unused area		
07н	SYCC	System clock control register	R/W	XXX MM1 0 0 _B
08н	STBC	Standby control register	R/W	00010XXXB
09н	WDTC	Watchdog control register	R/W	0XXXXXXXB
ОАн	TBTC	Time base time control register	R/W	X 0 XXX 0 0 0 _B
0Вн	WPCR	Clock prescaler control register	R/W	X 0 XX 0 0 0 0 _B
0Сн	PDR2	Port 2 data register	R/W	XXXXXXXXB
0Dн	DDR2	Port 2 direction register	R/W	0000000B
0Ен	PDR3	Port 3 data register	R/W	1 1в
0Fн	PDR4	Port 4 data register	R/W	1 1 XXXXXXB
10н	DDR4	Port 4 direction register	R/W	000000в
11н	PDR5	Port 5 data register	R/W	0000000B
12н		Unused area		
13н	PDR6	Port 6 data register	R/W	0000000B
14н		Unused area		
15н	PDR7	Port 7 data register	R/W	0000000B
16н		Unused area		1
17н	PDR8	Port 8 data register	R/W	XXXXXXXXB
18н	DDR8	Port 8 direction register	R/W	0000000
19н		Unused area		
1Ан	T2CR#2	Timer 2 control register # 2(8/16-bit timer/counter -1)	R/W	X00000X0B
1Вн	T1CR#1	Timer 1 control register # 1(8/16-bit timer/counter -1)	R/W	X00000X0B
1Сн	T2DR#2	Timer 2 data register # 2(8/16-bit timer/counter -1)	R/W	XXXXXXXX
1Dн	T1DR#1	Timer 1 data register # 1(8/16-bit timer/counter -1)	R/W	XXXXXXXX
1Ен	T2CR#4	Timer 2 control register # 4(8/16-bit timer/counter -2)	R/W	X00000X0B
1Fн	T1CR#3	Timer 1 control register # 3(8/16-bit timer/counter -2)	R/W	X00000X0B
20н	T2DR#4	Timer 2 data register # 4(8/16-bit timer/counter -2)	R/W	XXXXXXXX
21н	T1DR#3	Timer 1 data register # 3(8/16-bit timer/counter -2)	R/W	XXXXXXXX
22н	SMC1	Serial mode control register 1 (UART)	R/W	00000000
23н	SRC1	Serial rate control register (UART)	R/W	011000в

Address	Abbreviation	Resister Name	Read/Write	Initial Value
24н	SSD1	Serial status and data register (UART)	R/W	00100-1X _B
25н	SIDR1/ SODR1	Serial input/serial output data register (UART)	R/W	XXXXXXXXB
26н	SMC2	Serial mode control register 2 (UART)	R/W	100001в
27н	CNTR1	PWM control register 1	R/W	0000000B
28н	CNTR2	PWM control register 2	R/W	000X0000B
29н	CNTR3	PWM control register 3	R/W	X 0 0 0 XXXXB
2Ан	COMR1	PWM compare register 1	W	XXXXXXXXB
2Вн	COMR2	PWM compare register 2	W	XXXXXXXXB
2Сн	PCR1	PWC pulse width control register 1	R/W	000 XX 000B
2Dн	PCR2	PWC pulse width control register 2	R/W	0000000в
2Ен	PLBR	PWC reload buffer register	R/W	XXXXXXXXB
2Fн	SMC21	Serial mode control register 1 (UART/SIO)	R/W	0000000B
30н	SMC22	Serial rate control register 2 (UART/SIO)	R/W	0000000B
31н	SSD2	Serial status and data register (UART/SIO)	R/W	00001XXXB
32н	SIDR2/ SODR2	Serial input/serial output date register (UART/SIO)	R/W	XXXXXXXXB
33н	SRC2	Baud rate generator reload register (UART/SIO)	R/W	XXXXXXXXB
34н	ADC1	A/D control register 1	R/W	0000000B
35н	ADC2	A/D control register 2	R/W	Х 0 0 0 0 0 1в
36н	ADDL	A/D data register low	R/W	XXXXXXXXB
37н	ADDH	A/D data register high	R/W	000000 XX _B
38н to 3Вн		Unused area		
3Сн	TMCR	Timer control register (16-bit timer/counter)	R/W	XX000000B
3Dн	TCHR	Timer count register high (16-bit timer/counter)	R/W	0000000в
3Ен	TCLR	Timer count register low (16-bit timer/counter)	R/W	0000000в
3Fн	EIC1	External interrupt register 1	R/W	0000000в
40н	EIC2	External interrupt register 2	R/W	00000000
41н	EIC3	External interrupt register 3	R/W	00000000
42н	EIC4	External interrupt register 4	R/W	00000000
43н	DACR	D/A control register	R/W	XXXXXX 0 0 _B
44н	DADR1	D/A data register 1	R/W	XXXXXXXXB
45н	DADR2	D/A data register 2	R/W	XXXXXXXX
46 н to 55н		Unused area		•
56 н	EIE2	External interrupt 2 control register	R/W	00000000

Address	Abbreviation	Resister Name	Read/Write	Initial Value
57н	EIF2	External interrupt 2 flag register	R/W	XXXXXXX 0 _B
58н	RCR1	6-bit PPG control register 1	R/W	0000000B
59н	RCR2	6-bit PPG control register 2	R/W	0-000000в
5Ан	CKR	Clock output control register	R/W	XXXXXX 0 0 _B
5Вн	LCR1	LCDC control register 1	R/W	00010000в
5Сн	LCR2	LCDC control register 2	R/W	00000000B
5Dн	LCR3	LCDC control register 3	R/W	00000в
5Ен	LCD1	LCD static display register 1	R/W	XXXXXXXX
5 F н	LCD2	LCD static display register 2	R/W	XXXXXXXX
60н to 6Fн	VRAM	LCD display RAM	R/W	XXXXXXXXB
70н	SMR	Serial mode register (8-bit serial I/O)	R/W	0000000B
71н	SDR	Serial data register (8-bit serial I/O)	R/W	XXXXXXXXB
72н	PORR0	Port 0 pull-up option setting register	R/W	11111111в
73н	PURR1	Port 1 pull-up option setting register	R/W	11111111
74н	PURR2	Port 2 pull-up option setting register	R/W	11111111
75н	PURR4	Port 4 pull-up option setting register	R/W	11111111
76н	PURR8	Port 8 pull-up option setting register	R/W	11111111
77н	WREN	Wild register/address comparator enable register	R/W	000000в
78н		Unused area		
79н	ADEN	A/D port input enable register	R/W	11111111
7Ан		Unused area		1
7Вн	ILR1	Interrupt level setting register 1	W	11111111
7Сн	ILR2	Interrupt level setting register 2	W	11111111
7Dн	ILR3	Interrupt level setting register 3	W	11111111
7Ен	ILR4	Interrupt level setting register 4	W	11111111
7 Fн		Unused area	•	1

• Extended I/O Area

Address	Abbreviation	Resister Name	Read/Write	Initial Value
480н	WRARH1	H address setting register 1	R/W	XXXXXXXX
481н	WRARL1	L address setting register 1	R/W	XXXXXXXX
482н	WRDR1	Data setting register 1	W	XXXXXXXX
483н	WRARH2	H address setting register 2	R/W	XXXXXXXX
484н	WRARL2	L address setting register 2	R/W	XXXXXXXX
485н	WRDR2	Data setting register 2	W	XXXXXXXX
486н	WRARH3	H address setting register 3	R/W	XXXXXXXX
487н	WRARL3	L address setting register 3	R/W	XXXXXXXX
488н	WRDR3	Data setting register 3	W	XXXXXXXX
489н	WRARH4	H address setting register 4	R/W	XXXXXXXX
48Ан	WRARL4	L address setting register 4	R/W	XXXXXXXX
48Вн	WRDR4	Data setting register 4	W	XXXXXXXX
48Сн	WRARH5	H address setting register 5	R/W	XXXXXXXX
48Dн	WRARL5	L address setting register 5	R/W	XXXXXXXX
48Ен	WRDR5	Data setting register 5	W	XXXXXXXX
48 F н	WRARH6	H address setting register 6	R/W	XXXXXXXX
490н	WRARL6	L address setting register 6	R/W	XXXXXXXX
491н	WRDR6	Data setting register 6	W	XXXXXXXX

O Read/write notation

• R/W : Reading and writing enabled

R : Read-onlyW : Write onlyO Initial value notation

0 : Initial value of bit is "0".1 : Initial value of bit is "1".

• X : Initial value of bit is undefined.

Note: Areas indicated as "unused area" are not to be used.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(AVss = Vss = 0 V)

Danamatan	Ok. a.l	Rat	ting	l lasit	Barranta	
Parameter	Symbol	Min	Max	Unit	Remarks	
Power supply voltage	Vcc1	Vss - 0.3	Vss + 4.0	V		
Fower supply voltage	Vcc2	Vss - 0.3	Vss + 6.0	V		
A/D converter reference input voltage	AVR	Vss - 0.3	Vss + 6.0	V	Vcc1 not to exceed Vcc2.*	
D/A converter reference input voltage	DVR	Vss - 0.3	Vss + 6.0	V		
LCD power supply voltage	V0-V3	Vss - 0.3	Vss + 6.0	V	On models without step-up circuits V0-V3 are not to exceed Vcc2.	
Input voltage	VI1	Vss - 0.3	Vcc2 + 0.3	V	Pins other than P50 to P57, P60 to P67, P70 to P77, P46, P47, P30, P31	
	V _{I2}	Vss - 0.3	V3	V	P50 to P57, P60 to P67, P70 to P77	
	Vıз	Vss - 0.3	Vss + 6.0	V	P46, P47, P30, P31	
Output voltage	V _{O1}	Vss - 0.3	Vcc2	V	Pins other than P50 to P57, P60 to P67, P70 to P77, P46, P47, P30, P31	
	V _{O2}	Vss - 0.3	V3	V	P50 to P57, P60 to P67, P70 to P77	
	Voз	Vss - 0.3	Vss + 6.0	V	P46, P47, P30, P31	
"L" level maximum output current	lol1		15	mA	Pins other than P22/UCK, P23/ PPG1	
Current	lol2		30	mA	P22/UCK, P23/PPG1	
"L" level average output current	lolav1		4	mA	Pins other than P22/UCK, P23/ PPG1 average value (operating current × operating ratio)	
current	lolav2		15	mA	P22/UCK, P23/PPG1 average value (operating current × operating ratio)	
"L" level total maximum output current	ΣΙοι	_	100	mA		
"L" level total average output current	Σ lolav	_	60	mA	average value (operating current × operating ratio)	
"H" level maximum output	Іон1	_	-15	mA	Pins other than P22/UCK, P23/ PPG1	
current	10н2		-30	mA	P22/UCK, P23/PPG1	

(Continued)

Parameter	Symbol	Rat	ing	Unit	Remarks	
Parameter	Symbol	Min	Max	Ullit	Kemarks	
"H" level average output	Іонач		-4	mA	Pins other than P22/UCK, P23/ PPG1 and open drain output pins average value (operating current × operating ratio)	
current	Іонач	_	-15	mA	P22/UCK, P23/PPG1 average value (operating current × operating ratio)	
"H" level total maximum output current	ΣІон	_	-50	mA		
"H" level total average output current	ΣΙομαν	_	-30	mA	average value (operating current × operating ratio)	
Power consumption	PD	_	300	mW		
Operating temperature	Та	-40	+85	°C		
Storage temperature	Tstg	-55	+150	°C		

 $^{^{\}star}$: Set AVcc to the same potential as Vcc. Also ensure that AVR and DVR do not exceed AVcc + 0.3 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(AVss = Vss = 0 V)


Item	Symbol	Rat	ing	Unit	Remark		
item	Syllibol	Min	Max	Onn	Kemark		
	V _{CC1}	2.2*1	3.6	V	Guaranteed normal operating range		
	V _{CC2}	2.2*1	5.5	V	(MB89557A/558A)		
Power supply voltage*3	Vcc1		_	V	Guaranteed normal operating range		
	V _{CC2}	2.7*2	5.5	V	(MB89P558A)		
	Vcc1, Vcc2	1.5	3.6	V	To maintain RAM state in stop mode		
A/D converter reference voltage input*4	AVR	Vcc1	AVcc	V	Guaranteed normal operating range		
D/A converter reference voltage input*4	DVR	Vcc1	AVcc	V	Guaranteed normal operating range		
LCD supply voltage	V0-V3	Vss	Vcc2	V	Models without step-up circuit, pins V0 to V3. LCD power supply range and maximum value are determined by the characteristics of the LCD display element used.		
Operating temperature	Та	-40	+85	°C			


^{*1 :} The operating power supply voltage differs depending on the instruction cycle time of the operating frequency. See Figure 1.

^{*2 :} The operating power supply voltage differs depending on the instruction cycle time of the operating frequency. See Figure 2. Note also that on the MB89PV550A the input to the V_{CC1} pin is cut off internally, and on the MB89P558A the V_{CC1} pin is used as the V_{PP} pin for on-board writing.

^{*3 :} AVcc and Vcc2 should be set to the same potential. Also, care must be taken to ensure that Vcc1 does not exceed Vcc2

^{*4 :} Care must be taken to ensure that the relation between AVR and DVR is such that " $Vcc1 \le AVR$ (DVR) $\le AVcc + 0.3 V$ ".





WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(AVcc = AVR = DVR = Vcc2 = 5.0 V, AVss = Vss = 0 V, $T_A = -40 \, ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$)

	Sym-	<u> </u>			Value			
Parameter	bol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
	V _{IH1}	P00 to P07, P10 to P17, P20 to P27, P40 to P45, P80 to P87	_	0.7 Vcc2	_	Vcc2 + 0.3	V	
	V _{IH2}	P50 to P57, P60 to P67, P70 to P77	_	0.7 Vcc2	_	V3	V	V _{IH2} not to exceed V3.
"H" level input	V _{IH3}	P46, P47, P30, P31	_	0.7 Vcc2		Vss + 5.5	V	
voltage	Vihsi	INT10 to INT17, UI, UCK, INT20 to INT27, SCK, EC1, EC2, EC3, RST, MODA	_	0.8 Vcc2	_	Vcc2 + 0.3	V	Hysteresis input
	V _{IHS2}	SI, PWC	_	0.8 Vcc2	_	Vss + 5.5	V	Hysteresis input
	V _{IL1}	P00 to P07, P10 to P17, P20 to P27, P30, P31, P40 to P47, P80 to P87	_	Vss - 0.3	_	0.3 Vcc2	V	
"L" level input voltage	V _{IL2}	P50 to P57, P60 to P67, P70 to P77	_	Vss - 0.3	_	0.3 Vcc2	V	V _{IL2} not to exceed V3.
Volkago	Vils	INT10 to INT17, UI, UCK, INT20 to INT27, SCK, EC1, EC2, EC3, RST, MODA, SI, PWC	_	Vss - 0.3		0.2 Vcc2	V	Hysteresis input
Voltage	V_{D1}	P46, P47, P30, P31	_	Vss - 0.3		Vss + 5.5	V	
applied to open drain output pins	$V_{\rm D2}$	P50 to P57, P60 to P67, P70 to P77	_	Vss - 0.3		V3	V	V _{D2} not to exceed V3.
"H" level output voltage	Vоні	P00 to P07, P10 to P17, P20, P21, P24 to P27, P40 to P45, P80 to P87	Iон = -2.0 mA	4.0	_	_	V	
output voltage	V _{OH2}	P22, P23	Iон = -4.0 mA	4.0	_	_	V	
"L" level output voltage	Vol1	P00 to P07, P10 to P17, P20, P21, P24 to P27, P30, P31, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87	loL = 4.0 mA	_	_	0.4	V	
	V _{OL2}	P22, P23	I _{OL} = 12 mA	_	_	0.4	V	
Input leak current (Hi-Z output leak current)	Itı	P00 to P07, P10 to P17, P20 to P27, P30, P31 P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, MODA	0.0V < V1 < Vcc2	_	_	±5	μΑ	Without pull-up resistor option

(AVcc = AVR = DVR = Vcc2 = 5.0 V, AVss = Vss = 0 V, $T_A = -40 \, ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$)

_	Sym-	,		· ·	Value	•		
Parameter	bol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
Pull-up resistance	Rpull	P00 to P07, P10 to P17, P20 to P27, P40 to P45, P80 to P87, RST	Vı = 0.0 V	25	50	100	kΩ	With pull-up resistor option
	Icc1	Vcc1	Vcc1 = 3.0 V Vcc2 = 5.0 V FcH = 12.5 MHz	_	4.5	6	mA	t _{inst} = 0.32 μs MB89557A/ 558A
		Vcc2	Vcc2 = 5.0 V FcH = 12.5 MHz		22	25	mA	t _{inst} = 0.32 μs MB89P558A
	Icc2	Vcc1	$V_{CC1} = 3.0 \text{ V}$ $V_{CC2} = 5.0 \text{ V}$ $F_{CH} = 10.0 \text{ MHz}$	_	1.4	2.1	mA	t _{inst} = 6.4 μs MB89557A/ 558A
		Vcc2	Vcc2 = 3.0 V FcH = 10.0 MHz	_	5.3	9	mA	t _{inst} = 6.4 μs MB89P558A
	Iccs1	Vcc1	Vcc1 = 3.0 V Vcc2 = 3.0 V FcH = 12.5 MHz		2	3	mA	Sleep mode t _{inst} = 0.32 µs MB89557A/ 558A
		Vcc2	Vcc ₂ = 5.0 V FcH = 12.5 MHz	_	6.2	10	mA	Sleep mode t _{inst} = 0.32 µs MB89P558A
Power supply current	Iccs2	Vcc1	Vcc1 = 3.0 V Vcc2 = 3.0 V FcH = 10.0 MHz	_	0.35	1	mA	Sleep mode tinst = 6.4 µs MB89557A/ 558A
		Vcc2	$V_{CC2} = 3.0 \text{ V}$ F _{CH} = 10.0 Hz	_	0.6	2	mA	Sleep mode $t_{\text{inst}} = 6.4 \; \mu\text{s}$ MB89P558A
	Icc _L	Vcc1	$V_{CC1} = 3.0 \text{ V}$ $V_{CC2} = 5.0 \text{ V}$ $F_{CL} = 32 \text{ kHz}$ $T_A = +25 \text{ °C}$	_	30	50	μА	Sub-mode MB89557A/ 558A
		Vcc2	Vcc2 = 3.0 V FcL = 32 kHz TA = + 25 °C	_	4	8	mA	Sub-mode MB89P558A
	Iccls	Vcc1	$V_{CC1} = 3.0 \text{ V}$ $V_{CC2} = 3.0 \text{ V}$ $F_{CL} = 32 \text{ kHz}$ $T_A = +25 \text{ °C}$	_	10	20	μА	Sub-sleep mode MB89557A/ 558A
		Vcc2	Vcc2 = 3.0 V FcL = 32 kHz T _A = + 25 °C	_	20	50	μА	Sub-sleep mode MB89P558A

(AVcc = AVR = DVR = Vcc2 = 5.0 V, AVss = Vss = 0 V, $T_A = -40~^{\circ}C$ to +85 $^{\circ}C$)

Danamatan	Sym-	D:	O a malistica m		Value		11	Damada
Parameter	bol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
	Ісст	Vcc1	$V_{CC1} = 3.0 \text{ V}$ $V_{CC2} = 3.0 \text{ V}$ $T_A = +25 \text{ °C}$ $F_{CL} = 32 \text{ kHz}$	_	5	15	μА	Clock mode Main stop MB89557A/ 558A
		Vcc2	$V_{CC2} = 3.0 \text{ V}$ $F_{CL} = 32 \text{ kHz}$ $T_A = +25 \text{ °C}$	_	12	25	μА	Clock mode Main stop MB89P558A
	Іссн	Vcc1	$V_{CC1} = 3.0 \text{ V}$ $V_{CC2} = 3.0 \text{ V}$ $F_{CL} = 32 \text{ kHz}$ $T_A = +25 \text{ °C}$	_	5	10	μА	T _A = +25 °C Sub- stop MB89557A/ 558A
		Vcc2	$V_{CC2} = 3.0 \text{ V}$ $F_{CL} = 32 \text{ kHz}$ $T_A = +25 \text{ °C}$	_	5	10	μА	T _A = +25 °C Sub- stop MB89P558A
Power supply current	ÍΑ	AVcc	$V_{CC1} = 3.0 \text{ V}$ $AV_{CC} = V_{CC2} =$ 5.0 V $F_{CH} = 12.5 \text{ MHz}$	_	2	5	mA	A/D converter running MB89557A/ 558A
		AVcc	Vcc2 = 5.0 V FcH = 12.5 MHz	_	3	6	mA	A/D converter running MB89P558A
	І ан	AVcc	$V_{CC1} = 3.0 \text{ V},$ $AV_{CC} = V_{CC2} =$ 5.0 V $F_{CH} = 12.5 \text{ MHz}$ $T_A = +25 \text{ °C}$	_	_	10	μА	T _A = +25 °C A/D converter stopped MB89557A/ 558A
		AVcc	V _{CC2} = 5.0 V F _{CH} = 12.5 MHz T _A = +25 °C	_	_	10	μА	T _A = +25 °C A/D converter stopped MB89P558A
LCD divider resistance	RLCD	_	Vcc to V ₀ at Vcc = 5 V	_	500	_	kΩ	
COM0 to COM3 output impedance	Rvсом	COM0 to COM3	- V1 to V3 = 5 V	_	_	5	kΩ	
SEG0 to SEG31 output impedance	Rvseg	SEG0 to SEG31	V 1 10 V 3 = 5 V	_	—	15	kΩ	
LCD leak current	ILCDL	V0 to V3, COM0 to COM3, SEG0 to SEG31	_	_	_	±5	μΑ	

Parameter	Sym-	Pin name	Condition		Value		Unit	Remarks
i arameter	bol	Pili liaille	Condition	Min	Тур	Max	Offic	Remarks
LCD step-up	Vov3	V3		_	4.5	_	V	Models with
output voltage	V _{OV2}	V2	V1 = 1.5 V		3.0	_	V	step-up circuits only
Reference voltage input impedance	RRIN	V1	_	600	1000	1400	kΩ	Models with step-up circuits only
Input capacitance	CIN	Pins other than Vcc,Vss	Fcн = 1 MHz	_	10	_	pF	
V1 input voltage	VI1	V1	Ιιν = 0 μΑ	_	1.5	_	V	Models with step-up circuits only


4. AC Characteristics

(1) Reset Timing

(DVR =
$$V_{CC1} = 3 \text{ V}$$
, AVss = $V_{SS} = 0 \text{ V}$, $T_A = -40 \,^{\circ}\text{C}$ to $+85 \,^{\circ}\text{C}$)

Parameter	Symbol	Confition	Rating		Unit	Remarks
raiametei	Syllibol		Min	Max	Oill	iveillai ks
RST "L" pulse width	t zlzh	_	48 tholy	_	ns	

Note: thouy is the main clock oscillator period.




(2) Power-on Reset

(AVss = Vss = 0 V,
$$T_A = -40 \, ^{\circ}\text{C}$$
 to +85 $^{\circ}\text{C}$)


Parameter	Symbol	Confition	Rat	ing	Unit	Remarks	
Farameter	Зуппоот	Min Max		Max	Onit	iveillal K3	
Power supply rise time	t R		0.05	50	ms		
Power supply cutoff time	t off		1	_	ms	For repeated operation	

Note: Be sure that the power supply rise time is less than the selected oscillator stabilization period. Also, when varying the supply voltage during operation, it is recommended that the supply voltage be increased gradually.



On the MB89PV550A and MB89548A oscillation begins and the power-on reset is applied on the rise of the V_{CC2} . On the MB89558A and MB89557A, oscillation begins and the power-on reset is applied on the rise of the V_{CC1} .

(3) Power Supply Voltage



Be sure that the power supply is set so that $V_{CC2} \ge V_{CC1}$.

The MB89PV550A and MB89P558A operate on the Vcc2 power supply only.


On the MB89558A and MB89557A, V_{CC1} is the power supply for internal CPU operation, and V_{CC2} is the I/O power supply.

(4) Clock Timing

(AVss = Vss = 0 V,
$$T_A = -40 \, ^{\circ}\text{C}$$
 to +85 $^{\circ}\text{C}$)


Parameter	Symbol	Pin Name	Condi-	Value			Unit	Remarks
raiailletei	Syllibol	Fili Naille	tion	Min Typ Max	Max	Ollit	Remarks	
Clock frequency	Fсн	X0, X1		1	_	12.5	MHz	
Clock frequency	FcL	X0A, X1A		_	32.768	_	kHz	
Clock cycle time	t HCYL	X0, X1	_	80	_	1000	ns	
	t LCYL	X0A, X1A		_	30.5	_	μs	
Input clock pulse width	P _{WH1} P _{WL1}	X0		20	_	_	ns	External clock
	P _{WH2} P _{WL2}	X0A		_	15.2	_	μs	External clock
Input clock rise, fall time	tcr tcr	X0		_	_	10	ns	External clock

X0 and X1 clock timing and input conditions





• Clock configurations

When using a crystal oscillator or ceramic oscillator



When using an external clock





(5) Instruction Cycle

(AVss = Vss = 0 V, $T_A = -40 \, ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$)

Parameter	Sym- bol	Value	Unit	Remarks
Instruction cycle (minimum instruction execution time)	t inst	4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн,	μs	Operating at FcH = 12.5 MHz (4/FcH) tinst = 0.32 μs
		2/FcL	μs	Operating at FcL = 32.768 kHz t_{inst} = 61.036 μs


Note: Instruction execution time settings differ for 12.5 MHz operation.

(6) Serial I/O timing

 $(V_{CC1} = 3.0 \text{ V}, \text{AV}_{CC} = \text{AVR} = \text{DVR} = V_{CC2} = 5 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = 0 \text{ V}, \text{T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

· · · · ·							
Parameter	Sym-	Pin Nme	Condition	Value		Unit	Remarks
i didilictei	bol	I III I IIII C	Till Nille Collabor		Max		
Serial clock cycle time	tscyc	SCK, UCK		2 tinst*		μs	
SCK↓→SO time UCK↓→UO time	t sLOV	SCK, SO, UCK, UO			+200	ns	
Valid SI→SCK↑ Valid UI→UCK↑	t ıvsh	SI, SCK clock operation		1/2 tinst*	_	μs	
SCK↑→ valid SI hold time UCK↑→ valid UI hold time	t shix	SCK, SI, UCK, UI		1/2 tinst*	_	μs	
Serial clock "H" pulse width	t shsl	SCK, UCK		1 tinst*		μs	
Serial clock "L" pulse width	t slsh	SCK, UCK		1 tinst*	_	μs	
SCK↓→SO time UCK↓→UO time	t sLOV	SCK, SO, UCK, UO	External clock	0	200	ns	
Valid SI→SCK↑ Valid UI→UCK↑	t ıvsh	SI, SCK, UI, UCK	operation	1/2 tinst*	_	μs	
$SCK\uparrow \rightarrow valid\ SI\ hold\ time\ UCK\uparrow \rightarrow valid\ UI\ hold\ time$	t sнıx	SCK, SI, UCK, UI		1/2 tinst*	_	μs	

*: For a definition of t_{inst} see " (5) Instruction Cycle".




(7) Peripheral Input Timing

 $(V_{CC1} = 3 \text{ V}, \text{AV}_{CC} = \text{AVR} = \text{DVR} = \text{V}_{CC2} = 5.0 \text{ V}, \text{AVss} = \text{Vss} = 0 \text{ V}, \text{T}_{A} = -40 \,^{\circ}\text{C} \text{ to } +85 \,^{\circ}\text{C})$

Parameter	Symbol	Pin Nme	Condition	Value		Unit	Remarks
raiametei	Syllibol	FIII MIIIC	Condition	Min	Max	Oiiii	iveillai və
Peripheral input "H" level pulse width 1	tıLıH1	EC1, EC2, EC3 INT10 to INT17	_	1 t _{inst} *	_	μs	
Peripheral input "L" level pulse width 1	tıHıL1	EC1, EC2, EC3 INT10 to INT17	_	1 t _{inst} *	_	μs	
Peripheral input "H" level pulse width 1	t ıLıH2	PWC, INT20 to INT27	_	2 tinst*	_	μs	
Peripheral input "L" level pulse width 1	t IHIL2	PWC, INT20 to INT27	_	2 tinst*		μs	

*: For a definition of t_{inst} see " (5) Instruction Cycle".



(8) Electrical Characteristics for the A/D Converter

(Vcc1 = 3 V, AVcc = AVR = DVR = Vcc2 = 3.5 V to 5.5 V, AVss = Vss = 0 V, $T_A = -40 \,^{\circ}\text{C}$ to $+85 \,^{\circ}\text{C}$)

Item	Sym-	Pin	Condition	Rating			Heit	Domorko
item	bol	Nme	Condition	Min	Тур	Max	Unit	Remarks
Resolution			_	_	10	_	bit	
Total error				_	_	±5.0	LSB	
Linearity error						±2.5	LSB	
Differential linearity error			AVR = AVcc	_	_	±1.9	LSB	
Zero transition voltage	Vот	AN0 to	AVK = AVCC	AVss-3.5	+ 0.5	AVss + 4.5	LSB	
Full scale transition voltage	VFST			AVR - 6.5	AVR – 1.5	AVR + 1.5	LSB	
Variation between channels		7 4 47				4	LSB	
Conversion time	_		_		60 tinst		μs	*
Sampling time		_			16 tinst	_	μs	
Analog input current	Iain	AN0 to				10	μΑ	
Analog input voltage	Vain	AN7		AVss		AVR	V	
Reference voltage				AVss + 2.7	_	AVcc	V	
Reference voltage supply	oly I _R AVR	AVR	A/D operating	_	400	_	μΑ	
current	I _{RH}		A/D stop	_	_	5	μΑ	

^{*:} Includes sampling time.

(9) Electrical Characteristics for the D/A Converter

 $(Vcc1 = 3 \text{ V}, \text{ AVcc} = \text{AVR} = \text{DVR} = \text{Vcc2} = 3.5 \text{ V} \text{ to } 5.5 \text{ V}, \text{ AVss} = \text{Vss} = 0 \text{ V}, \text{ T}_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C})$

ltem Syn		1- Pin Nme	Condition	Rating			Unit	Remarks
itein	bol	FIII MIIIE	Condition	Min	Тур	Max	Oilit	Remarks
Resolution			_	_	8	_	bit	
Differential linearity error		_	AVR = AVcc	_	_	±0.9	LSB	
Linearity error	_			_	_	±1.5	LSB	
Conversion time				_	10	20	μs	*1
Analog reference voltage		5) (5		Vss + 3.0	_	AVcc	V	
Reference voltage	Idvr	I _{DVR} DVR	D/A running	_	120	300	μΑ	*2
supply current	Idvrs		D/A off	_	_	10	μΑ	*3
Analog output				_	20		kΩ	MB89P558A
Analog output impedance		_	_	_	30	_	kΩ	MB89558A/ 557A

^{*1:} With load capacitance 20 pF.

^{*2 :} No-load conversion

^{*3 :} Stop mode

(10) A/D Converter Glossary

Resolution

The level of analog variation that can be recognized by the A/D converter.

Linearity error (Unit : LSB)


The deviation between the actual conversion characteristics and the line linking the zero transition point ("00 0000 0000" \longleftrightarrow "00 0000 0001") and the full-scale transition point ("11 1111 1110" \longleftrightarrow "11 1111 1111").

• Differential linearity error (Unit : LSB)


The variation from the theoretical input voltage required to change the output code by 1 LSB.

• Total error (Unit : LSB)

The total error is the difference between the actual value and the theoretical value.



(Continued)





(11) Notes for A/D Conversion

Analog input pins and input impedance

The A/D converter in the MB89550A series incorporates a sample & hold circuit as shown below. When an A/D conversion starts, the voltage at the analog input pin is captured by the sample & hold capacitor for a period of 16 instruction cycles.

Accordingly, if the output impedance of the external circuit connected to the analog input is high, the analog input voltage may not stabilize within the period of the analog input sampling time. Therefore, it is recommended that the output impedance of the external circuit be sufficiently low (10 $k\Omega$ or less).







• Error

The relative error increases as |AVR - AVss | becomes smaller.


■ EXAMPLE CHARACTERISTICS

(1) Power Supply Current (External Clock)







(2) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)




(3) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)




(4) Pull-up Resistance




(5) "H" Level Output Voltage




(6) "L" Level Output Voltage









■ MASK OPTIONS

No.	Part No.	MB89557A MB89558A	MB89P558A	MB89PV550A		
NO.	Specifying procedure	Specify when ordering mask	Specify at time of order	Specify at time of order		
1	LCD drive power supply • Built-in step-up circuit • Built-in multiplier resistance	Selectable	-201 built-in multiplier resistance	-201 built-in multiplier resistance		
			-202 built-in step-up circuit	-202 built-in step-up circuit		
	(for external connection)		-203 built-in step-up circuit	-203 built-in step-up circuit		
P66 (SEG2 P70 (SEG2 P72 (SEG2 P74 (SEG2	Port/segment selection*1		-201 segment selected (SEG22-SEG31 selected)	-201 segment selected (SEG22-SEG31 selected)		
	P66 (SEG22), P67 (SEG23), P70 (SEG24), P71 (SEG25), P72 (SEG26), P73 (SEG27),	Selectable	-202 segment selected (SEG22-SEG31 selected)	-202 segment selected (SEG22-SEG31 selected)		
	P74 (SEG28), P75 (SEG29), P76 (SEG30), P77 (SEG31)		-203 port selected (P66, P67, P70-P77 selected)	-203 port selected (P66, P67, P70-P77 selected)		
3	Main clock Initial value*2 selection for oscillator stabilization wait period (Fch = 12.5 MHz) • 01 : 2¹⁴/Fch (approx. 1.31 ms) • 10 : 2¹⁻/Fch (approx. 10.48 ms) • 11 : 2¹³/Fch (approx. 20.97 ms)	Selectable	2 ¹⁸ /Fch (approx. 20.97 ms)	2 ¹⁸ /Fch (approx. 20.97 ms)		


^{*1 :} This selection determines whether pins P66, P67, P70-P77 are used as I/O ports or as segment output pins. If they are used as ports, then SEG22-SEG31 (Nch open drain) are not restricted by the condition for input voltage to pins (VIN), namely that "VIN must be lower than the voltage at the V3 pin".

^{*2 :} This represents the initial value of the oscillator stabilization period select bit (SYCC : WT1, WT0) of the system clock control register.


■ ORDERING INFORMATION

Part No.	Package	Remarks
MB89558APFV-XXX	100-pin Plastic LQFP (FPT-100P-M05)	
MB89558APFT-XXX	100-pin Plastic TQFP (FPT-100P-M18)	
MB89P558A-201PFV versions without step-up MB89P558A-202PFV with step-up 32 Segment MB89P558A-203PFV with step-up 22 Segment	100-pin Plastic LQFP (FPT-100P-M05)	
MB89P558A-201PFT versions without step-up MB89P558A-202PFT with step-up 32 Segment MB89P558A-203PFT with step-up 22 Segment	100-pin Plastic TQFP (FPT-100P-M18)	
MB89PV550A-201CF versions without step-up MB89PV550A-202CF with step-up 32Segment MB89PV550A-203CF with step-up 22Segment	100-pin Ceramic MQFP (MQP-100C-P02)	


■ PACKAGE DIMENSIONS



(Continued)



(Continued)



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0205

© FUJITSU LIMITED Printed in Japan