## PLL Tuning Circuits with I2C Bus

The MC44824/25 are tuning circuits for TV and VCR tuner applications. They contain on one chip all the functions required for PLL control of a VCO. The integrated circuits also contain a high frequency prescaler and thus can handle frequencies up to 1.3 GHz .

The MC44824/25 are manufactured on a single silicon chip using Motorola's high density bipolar process, MOSAICTM (Motorola Oxide Self Aligned Implanted Circuits).

- Complete Single Chip System for MPU Control ( ${ }^{2}$ C Bus). Data and Clock Inputs are 3-Wire Bus Compatible
- Divide-by-8 Prescaler Accepts Frequencies up to 1.3 GHz
- 15 Bit Programmable Divider
- Reference Divider: Programmable for Division Ratios 512 and 1024
- 3-State Phase/Frequency Comparator
- 4 Programmable Chip Addresses
- 3 Output Buffers (MC44824) respectively 5 Output Buffers (MC44825) for $10 \mathrm{~mA} / 15 \mathrm{~V}$
- Operational Amplifier for use with External NPN Transistor
- SO-14 Package for MC44824 and SO-16 for MC44825
- High Sensitivity Preamplifier
- Fully ESD Protected

MOSAIC is a trademark of Motorola, Inc.

## ORDERING INFORMATION

| Device | Operating <br> Temperature Range | Package |
| :--- | :---: | :---: |
| MC44824D | $\mathrm{T}_{\mathrm{A}}=-20^{\circ}$ to $+80^{\circ} \mathrm{C}$ | $\mathrm{SO}-14$ |
| MC44825D |  | $\mathrm{SO}-16$ |

## TV AND VCR

 PLL TUNING CIRCUITS WITH 1.3 GHz PRESCALER AND ${ }^{2}$ ² BUS

PIN CONNECTIONS

(Top View)

(Top View)

MC44824/25
Representative Block Diagram


This device contains 3,204 active transistors.

PIN FUNCTION DESCRIPTION

| Pin |  | Symbol | Description |
| :---: | :---: | :---: | :---: |
| MC44824 | MC44825 |  |  |
| 1 | 1 | PD | Input of tuning voltage amplifier |
| 2 | 2 | XTAL1 | First crystal input is the active pin at the oscillators |
| 3 | 3 | XTAL2 | Second crystal input is the internal ground |
| 4 | 4 | SDA | Data input |
| 5 | 5 | SCL | Clock input of the $\mathrm{I}^{2} \mathrm{C}$ bus |
| 6, 8, 9 | - | $B_{7}, B_{2}, B_{1}$ | Band buffer (open collector) outputs for up to 10 mA |
| - | 6, 7, 9, 10, 11 | $B_{7}, B_{4}, B_{2}, B_{1}, B_{0}$ | Band buffer (open collector) outputs for up to 10 mA |
| 7 | 8 | CA | Chip address selection pin |
| 10 | 12 | $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage, typical 5.0 V |
| 11, 12 | 13, 14 | HF1/HF2 | Symmetric HF inputs from local oscillator |
| 13 | 15 | GND | Ground |
| 14 | 16 | UD | Output of the tuning voltage amplifier. Needs an external NPN with pull-up resistor to drive the varicaps |

## MC44824/25

MAXIMUM RATINGS $\left(T_{A}=25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)

| Rating | Pin |  | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  | MC44824 | MC44825 |  | 6.0 |
| V |  |  |  |
| Power Supply Voltage <br> (VCC) | 10 | 12 | 15 | V |
| Band Buffer "Off" Voltage | $6,8,9$ | $6,7,9,10,11$ | 15 |  |
| Band Buffer "On" Current | $6,8,9$ | $6,7,9,10,11$ | 15 | mA |
| Storage Temperature | - | - | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Temperature <br> Range | - | - | -20 to +80 | ${ }^{\circ} \mathrm{C}$ |
| RF Input Level ( 10 MHz <br> to 1.3 GHz ) | 11,12 | 13,14 | 1.5 | Vrms |

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)

| Characteristic | Pin |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MC44824 | MC44825 |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ Supply Voltage Range | 10 | 12 | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{V}_{\text {CC }}$ Supply Current ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ ) | 10 | 12 | - | 40 | 55 | mA |
| Band Buffer Leakage Current when "Off" at 12 V | 6, 8, 9 | 6, 7, 9, 10, 11 | - | 0.01 | 1.0 | $\mu \mathrm{A}$ |
| Band Buffer Saturation Voltage when "On" at 10 mA | 6, 8, 9 | 6, 7, 9, 10, 11 | - | 1.6 | 1.8 | V |
| Data Saturation Voltage at $15 \mathrm{~mA} \mathrm{Acknowledge} \mathrm{"On"}$ | 4 | 4 | - | - | 1.0 | V |
| Data/Clock/Enable Current at 0 V | 4,5 | 4,5 | -10 | - | 0 | $\mu \mathrm{A}$ |
| Data/Clock/Enable Current at 5.0 V | 4,5 | 4,5 | 0 | - | 1.0 | $\mu \mathrm{A}$ |
| Data/Clock/Enable Input Voltage Low | 4, 5 | 4,5 | - | - | 1.5 | V |
| Data/Clock/Enable Input Voltage High | 4, 5 | 4, 5 | 3.0 | - | - | V |
| Clock Frequency Range | 5 | 5 | - | - | 100 | kHz |
| Oscillator Frequency Range | 2, 3 | 2, 3 | 3.15 | 3.2 | 4.05 | MHz |
| Operational Amplifier Input Current | 1 | 1 | -15 | 0 | 15 | nA |
| Phase Detector Current in High Impedance State | 1 | 1 | -15 | 0 | 15 | nA |
| Charge Pump Current of Phase Comparator, $\mathrm{T}_{14}=0$ | 1 | 1 | 30 | 40 | 60 | $\mu \mathrm{A}$ |
| Charge Pump Current of Phase Comparator, $\mathrm{T}_{14}=1$ | 1 | 1 | 100 | 125 | 200 | $\mu \mathrm{A}$ |

HF CHARACTERISTICS (See Figure NO TAG)

| Characteristic | Pin |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MC44824 | MC44825 |  |  |  |  |
| DC Bias | 11, 12 | 13, 14 | - | 1.6 | - | V |
| Input Voltage Range $80-150 \mathrm{MHz}$ $150-600 \mathrm{MHz}$ $600-950 \mathrm{MHz}$ $950-1300 \mathrm{MHz}$ | $\begin{aligned} & 11,12 \\ & 11,12 \\ & 11,12 \\ & 11,12 \end{aligned}$ | $\begin{aligned} & 13,14 \\ & 13,14 \\ & 13,14 \\ & 13,14 \end{aligned}$ | $\begin{aligned} & 10 \\ & 5.0 \\ & 10 \\ & 50 \end{aligned}$ | - | $\begin{aligned} & 315 \\ & 315 \\ & 315 \\ & 315 \end{aligned}$ | mVrms |

Figure 1. HF Sensitivity Test Circuit


Device is in test mode. $\mathrm{B}_{2}$ and $\mathrm{B}_{7}$ are "On".
Sensitivity is level of HF generator on $50 \Omega$ load
Figure 2. Typical HF Input Impedance


## Data Format and Bus Receiver

The circuit receives the information for tuning and control via the $I^{2} \mathrm{C}$ bus. The incoming information, consisting of a chip address byte followed by two or four data bytes, is treated in the $1^{2} \mathrm{C}$ bus receiver. The definition of the permissible bus protocol is shown below:

| 1_STA | CA | CO | BA | STO |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 2_STA | CA | FM | FL | STO |  |  |
| 3_STA | CA | CO | BA | FM | FL | STO |

4_STA CA FM FL CO BA STO
STA = Start Condition
STO = Stop Condition
CA = Chip Address Byte
CO = Data Byte for Control Information
BA = Band Information
FM = Data Byte for Frequency Information (MSB's)
FL = Data Byte for Frequency Information (LSB's)

Figure 3. Complete Data Transfer Process


Figure 4 shows the five bytes of information that are needed for circuit operation: there is the chip address, two bytes of control and band information and two bytes of frequency information.

After the chip address, two or four data bytes may be received: if three data bytes are received, the third data byte is ignored.

If five or more data bytes are received, the fifth and following data bytes are ignored and the last acknowledge pulse is sent at the end of the fourth data byte.

The first and the third data bytes contain a function bit which allows the IC to distinguish between frequency information and control plus band information.

Frequency information is preceded by a Logic "0". If the function bit is Logic " 1 " the two following bytes contain control and band information. The first data byte, shifted after the chip address, may be byte CO or byte FM.

The two permissible bus protocols with five bytes are shown in Figure 4.

Figure 4. Definition of Bytes

| CA_Chip Address | 1 | 1 | 0 | 0 | 0 | 0/1 | 0/1 | 0 | ACK |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | \|||||||||||||||||||||||||||||||||||||||||||||||| |  |  |  |  |  |  |  |  |
| CO_Information | (1) | $\mathrm{T}_{14}$ | $\mathrm{T}_{13}$ | $\mathrm{T}_{12}$ | $\mathrm{T}_{11}$ | $\mathrm{T}_{10}$ | T9 | $\mathrm{T}_{8}$ | ACK |
| BA_Band Information | B7 | X | X | $\mathrm{B}_{4}{ }^{\text {a }}$ | X | B2 | $\mathrm{B}_{1}$ | $\mathrm{B}_{0}{ }^{\text {* }}$ | ACK |
|  | \||||||||||||||||||||||||||||||||||||||| |  |  |  |  |  |  |  |  |
| FM_Frequency Information FL_Frequency Information | (0) | $\mathrm{N}_{14}$ | $\mathrm{N}_{13}$ | $\mathrm{N}_{12}$ | $\mathrm{N}_{11}$ | $\mathrm{N}_{10}$ | N 9 | $\mathrm{N}_{8}$ | ACK |
|  | $\mathrm{N}_{7}$ | $\mathrm{N}_{6}$ | $\mathrm{N}_{5}$ | $\mathrm{N}_{4}$ | $\mathrm{N}_{3}$ | $\mathrm{N}_{2}$ | $\mathrm{N}_{1}$ | $\mathrm{N}_{0}$ | ACK |
| CA_Chip Address | 1 | 1 | 0 | 0 | 0 | 0/1 | 0/1 | 0 | ACK |
|  |  |  |  |  |  |  |  |  |  |
| FM_Frequency Information | (0) | $\mathrm{N}_{14}$ | $\mathrm{N}_{13}$ | $\mathrm{N}_{12}$ | $\mathrm{N}_{11}$ | $\mathrm{N}_{10}$ | $\mathrm{N}_{9}$ | $\mathrm{N}_{8}$ | ACK |
| FL_Frequency Information | $\mathrm{N}_{7}$ | $\mathrm{N}_{6}$ | $\mathrm{N}_{5}$ | $\mathrm{N}_{4}$ | $\mathrm{N}_{3}$ | $\mathrm{N}_{2}$ | $\mathrm{N}_{1}$ | $\mathrm{N}_{0}$ | ACK |
|  | Zlllllllllllllllllllllllllllllllllllllllla |  |  |  |  |  |  |  |  |
| CO_Information | (1) | $\mathrm{T}_{14}$ | $\mathrm{T}_{13}$ | $\mathrm{T}_{12}$ | $\mathrm{T}_{11}$ | $\mathrm{T}_{10}$ | T9 | $\mathrm{T}_{8}$ | ACK |
| BA_Band Information | B7 | X | X | $\mathrm{B}_{4}{ }^{\text {* }}$ | X | $\mathrm{B}_{2}$ | $\mathrm{B}_{1}$ | $\mathrm{B}_{0}{ }^{\text {* }}$ | ACK |

* $\mathrm{B}_{0}$ and $\mathrm{B}_{4}$ are only available on MC44825. On MC44824 this data is random.


## Chip Address

The chip address is programmable by Pin 7 (8), CA.

| CA - Pin 7 (8) | Address (HEX.) |
| :---: | :---: |
| Gnd to $0.1 \mathrm{~V}_{\mathrm{CC} 1}$ | C 0 |
| Open or $0.2 \mathrm{~V}_{\mathrm{CC} 1}$ to $0.3 \mathrm{~V}_{\mathrm{CC} 1}$ | C 2 |
| $0.4 \mathrm{~V}_{\mathrm{CC} 1}$ to $0.7 \mathrm{~V}_{\mathrm{CC} 1}$ | C 4 |
| $0.8 \mathrm{~V}_{\mathrm{CC} 1}$ to $1.1 \mathrm{~V}_{\mathrm{CC} 1}$ | C 6 |

Bits $\mathrm{B}_{\mathbf{0}}, \mathrm{B}_{1}, \mathrm{~B}_{\mathbf{2}}, \mathrm{B}_{\mathbf{4}}, \mathrm{B}_{\mathbf{7}}$ : Control the Band Buffers
$\square$

Bit T8: Controls the Output of the Operational Amplifier

| $\mathrm{T}_{8}=0$ | Normal Operation <br> Operational Amplifier Active <br> $=1$ |
| ---: | :--- |
| Output State of Operational Amplifier Switched "Off", <br> Output Pulls High Through an External Pull-Up <br> Resistor |  |

Bits $\mathrm{Tg}_{\mathbf{9}}, \mathrm{T}_{12}$ : Control the Phase Comparator

| $\mathbf{T}_{\mathbf{9}}$ | $\mathbf{T}_{\mathbf{1 2}}$ | Function |
| :---: | :---: | :--- |
| 1 | 0 | Normal Operation |
| 1 | 1 | High Impedance |
| 0 | 0 | Upper Source "On" Only |
| 0 | 1 | Lower Source "On" Only |

Bits $\mathbf{T}_{10}, \mathbf{T}_{11}$ : Control the Reference Ratio

| $\mathbf{T}_{\mathbf{1 0}}$ | $\mathbf{T}_{\mathbf{1 1}}$ | Division Ratio |
| :---: | :---: | :--- |
| 0 | 0 | 512 |
| 0 | 1 | 1024 |
| 1 | 0 | 1024 |
| 1 | 1 | 512 |

Bit T13: Switches the Internal Signals Fref and FBY2 to the Band Buffer Outputs (Test)

| $\mathrm{T}_{13}=0$ | Normal Operation |
| ---: | :--- |
| $=1$ | Test Mode |
|  | ${\text { Fref Output at } B_{7}}$$\mathrm{F}_{\text {BY2 O Otput at }} \mathrm{B}_{2}$ |

Bits $\mathrm{B}_{2}$ and $\mathrm{B}_{7}$ have to be "Off", $\mathrm{B}_{2}=\mathrm{B}_{7}=0$ in the test mode.
$\mathrm{F}_{\text {ref }}$ is the reference frequency.
$\mathrm{F}_{\mathrm{BY} 2}$ is the output frequency of the programmable divider, divided by two.

## Bit T14: Controls the Charge Pump Current of the $^{\text {P }}$ Phase Comparator

| $\mathrm{T}_{14}=0$ | Pump Current $40 \mu \mathrm{~A}$ Typical |
| ---: | ---: |
|  | $=1$ |$\quad$ Pump Current $125 \mu \mathrm{~A}$ Typical

The Band Buffers
BA_Band Information
MC44824 14 Pin version

| $\mathrm{B}_{7}$ | X | X | X | X | $\mathrm{B}_{2}$ | $\mathrm{~B}_{1}$ | X | ACK |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

MC44825 16 Pin version

| $\mathrm{B}_{7}$ | X | X | $\mathrm{B}_{4}$ | X | $\mathrm{B}_{2}$ | $\mathrm{~B}_{1}$ | $\mathrm{~B}_{0}$ | ACK |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

The band buffers are open collector buffers and are active "low" at $\mathrm{Bn}=1$. They are designed for 10 mA with a typical "On" resistance of $160 \Omega$. These buffers are designed to withstand relative high output voltage in the "Off" state.
$\mathrm{B}_{2}$ and $\mathrm{B}_{7}$ buffers may also be used to output internal IC signals (reference frequency and programmable divider output frequency divided by 2) for test purposes.

The bit $B_{2}$ and/or $B_{7}$ have to be zero if the buffers are used for these additional functions.

## The Programmable Divider

The programmable divider is a presettable down counter. When it has counted to zero it takes its required division ratio out of the latches $B$. Latches $B$ are loaded from latches A by means of signal TDI which is synchronous to the programmable divider output signal.

Since latches A receive the data asynchronously with the programmable divider, this double latch scheme is needed to assure correct data transfer to the counter.

The division ratio definition is given by:
$\mathrm{N}=16384 \times \mathrm{N}_{14}+8192 \times \mathrm{N}_{13}+\ldots+4 \times \mathrm{N}_{2}+2 \times \mathrm{N}_{1}+\mathrm{N}_{0}$
Maximum Ratio 32767
Minimum Ratio 17
Where $\mathrm{N}_{0} \ldots \mathrm{~N}_{14}$ are the different bits for frequency information.

The counter may be used for any ratio between 17 and 32767 and reloads correctly as long as its output frequency does not exceed 1.0 MHz .

The data transfer between latches $A$ and $B$ (signal TDI) is also initiated by any start condition on the $\mathrm{I}^{2} \mathrm{C}$ bus.

At power-on, the whole bus receiver is reset and the programmable divider is set to a counting ration of $\mathrm{N}=256$ or higher.

The first ${ }^{2} \mathrm{C}$ message must be sent only when the POWER ON RESET is completed.

## The Prescaler

The prescaler has a preamplifier which guarantees high input sensitivity.

## The Phase Comparator

The phase comparator is phase and frequency sensitive and has very low output leakage current in the high impedance state.

## The Tuning Voltage Amplifier

The amplifier is designed for very low noise, low input bias current and high power supply rejection. The positive input is biased internally. The tuning voltage amplifier needs an external NPN with a pull-up resistor to generate the tuning voltage.

The amplifier can be switched "Off" through bit T8. When bit $\mathrm{T}_{8}$ is "One", the amplifier is "Off". The tuning voltage is then pulled high by the external pull-up resistor.

Figure 5 shows a possible filter arrangement. The component values depend very much on the application (tuner characteristic, reference frequency, etc.).

As a starting point for optimization, the component values in Figure 5 may be used for 7.8125 kHz reference frequency in a multiband TV tuner.

## The Oscillator

The oscillator uses a 4.0 MHz crystal tied to ground "or between Pins 2 and 3 " through a series capacitor. The crystal oscillates in its series resonance mode.

The voltage at Pin 13 XTAL1, has low amplitude and low harmonic distortion.

Pin XTAL2 is the internal ground of the oscillator; it is connected internally to ground Pin 13 (15).

MC44824/25
Figure 5. Typical Tuner Applications


NOTE: $\quad C_{2}=330 \mathrm{pF}$ minimum is required for stability


Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and $\mathbb{M}$ are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

## How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

