## MC10E195, MC100E195

# 5V ECL Programmable Delay Chip 

## Description

The MC10E/100E195 is a programmable delay chip (PDC) designed primarily for clock de-skewing and timing adjustment. It provides variable delay of a differential ECL input transition.

The delay section consists of a chain of gates organized as shown in the logic symbol. The first two delay elements feature gates that have been modified to have delays 1.25 and 1.5 times the basic gate delay of approximately 80 ps . These two elements provide the E195 with a digitally-selectable resolution of approximately 20 ps . The required device delay is selected by the seven address inputs $\mathrm{D}[0: 6]$, which are latched on chip by a high signal on the latch enable (LEN) control.

Because the delay programmability of the E195 is achieved by purely differential ECL gate delays the device will operate at frequencies of $>1.0 \mathrm{GHz}$ while maintaining over 600 mV of output swing.

The E195 thus offers very fine resolution, at very high frequencies, that is selectable entirely from a digital input allowing for very accurate system clock timing.

An eighth latched input, D7, is provided for cascading multiple PDC's for increased programmable range. The cascade logic allows full control of multiple PDC's, at the expense of only a single added line to the data bus for each additional PDC, without the need for any external gating.

The $\mathrm{V}_{\mathrm{BB}}$ pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to $\mathrm{V}_{\mathrm{BB}}$ as a switching reference voltage. $\mathrm{V}_{\mathrm{BB}}$ may also rebias AC coupled inputs. When used, decouple $\mathrm{V}_{\mathrm{BB}}$ and $\mathrm{V}_{\mathrm{CC}}$ via a $0.01 \mu \mathrm{~F}$ capacitor and limit current sourcing or sinking to 0.5 mA . When not used, $\mathrm{V}_{\mathrm{BB}}$ should be left open.

The 100 Series contains temperature compensation.


## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

## Features

- 2.0 ns Worst Case Delay Range
- $\approx 20 \mathrm{ps} /$ Delay Step Resolution
- >1.0 GHz Bandwidth
- On Chip Cascade Circuitry
- PECL Mode Operating Range: $\mathrm{V}_{\mathrm{CC}}=4.2 \mathrm{~V}$ to 5.7 V with $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$
- NECL Mode Operating Range: $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$
with $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to -5.7 V
- Internal Input $50 \mathrm{k} \Omega$ Pulldown Resistors
- ESD Protection: Human Body Model; > 2 kV , Machine Model; > 200 V
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level: $\mathrm{Pb}=1 ; \mathrm{Pb}-$ Free $=3$ For Additional Information, see Application Note AND8003/D
- Flammability Rating: UL 94 V-0 @ 0.125 in, Oxygen Index: 28 to 34
- Transistor Count $=368$ devices
- $\mathrm{Pb}-$ Free Packages are Available*

[^0]LOGIC DIAGRAM AND PINOUT ASSIGNMENT

${ }^{*}$ All $V_{C C}$ and $V_{C C O}$ pins are tied together on the die.
Warning: All $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CCO}}$, and $\mathrm{V}_{\mathrm{EE}}$ pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. Pinout: 28-Lead PLCC (Top View)

Table 1. PIN DESCRIPTION

| PIN | FUNCTION |
| :--- | :--- |
| IN/IN | ECL Signal Input |
| $\overline{E N}$ | ECL Input Enable |
| D[0:7] | ECL MUX Select Inputs |
| Q/Q | ECL Signal Output |
| LEN | ECL Latch Enable |
| SET MIN | ECL Min Delay Set |
| SET MAX | ECL Max Delay Set |
| CASCADE, CASCADE | ECL Cascade Signal |
| V $_{\text {BB }}$ | Reference Voltage Output |
| V $_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CCO}}$ | Positive Supply |
| $\mathrm{V}_{\mathrm{EE}}$ | Negative Supply |
| NC | No Connect |

Table 2. TRUTH TABLE

| EN. | L | Q = IN |
| :---: | :---: | :---: |
| EN | H | Q Logic Low |
| LEN | L | Pass Through D[0:10] |
| LEN | H | Latch D[0:10] |
| SETMIN | L | Normal Mode |
| SETMIN | H | Min Delay Path |
| SETMAX | L | Normal Mode |
| SETMAX | H | Max Delay Path |



* delays are $25 \%$ or $50 \%$ longer than standard (standard $\approx 80 \mathrm{ps}$ )

Figure 2. Logic Diagram - Simplified

## MC10E195, MC100E195

Table 3. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | PECL Mode Power Supply | $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ |  | 8 | V |
| $\mathrm{V}_{\text {EE }}$ | NECL Mode Power Supply | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ |  | -8 | V |
| $\mathrm{V}_{1}$ | PECL Mode Input Voltage NECL Mode Input Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{I}} \geq \mathrm{V}_{\mathrm{EE}} \end{aligned}$ | $\begin{gathered} 6 \\ -6 \end{gathered}$ | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |
| $\mathrm{I}_{\text {out }}$ | Output Current | Continuous Surge |  | $\begin{gathered} 50 \\ 100 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{BB}}$ | $\mathrm{V}_{\mathrm{BB}}$ Sink/Source |  |  | $\pm 0.5$ | mA |
| $\mathrm{T}_{\text {A }}$ | Operating Temperature Range |  |  | 0 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\mathrm{JA}}$ | Thermal Resistance (Junction-to-Ambient) | $\begin{array}{\|l\|} \hline 0 \text { Ifpm } \\ 500 \text { lfpm } \end{array}$ | $\begin{array}{\|l\|} \hline \text { PLCC-28 } \\ \text { PLCC-28 } \end{array}$ | $\begin{aligned} & \hline 63.5 \\ & 43.5 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ |
| $\theta_{\text {Jc }}$ | Thermal Resistance (Junction-to-Case) | Standard Board | PLCC-28 | 22 to 26 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{V}_{\mathrm{EE}}$ | PECL Operating Range NECL Operating Range |  |  | $\begin{gathered} 4.2 \text { to } 5.7 \\ -5.7 \text { to }-4.2 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{T}_{\text {sol }}$ | Wave SolderPb <br> $\mathrm{Pb}-\mathrm{Free}$ |  |  | $\begin{aligned} & 265 \\ & 265 \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 4. 10E SERIES PECL DC CHARACTERISTICS $\mathrm{V}_{C C x}=5.0 \mathrm{~V}$; $\mathrm{V}_{\mathrm{EE}}=0.0 \mathrm{~V}$ (Note 1)

| Symbol | Characteristic | $0^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current |  | 130 | 156 |  | 130 | 156 |  | 130 | 156 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 2) | 3980 | 4070 | 4160 | 4020 | 4105 | 4190 | 4090 | 4185 | 4280 | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 2) | 3050 | 3210 | 3370 | 3050 | 3210 | 3370 | 3050 | 3227 | 3405 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) | 3830 | 3995 | 4160 | 3870 | 4030 | 4190 | 3940 | 4110 | 4280 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage (Single-Ended) | 3050 | 3285 | 3520 | 3050 | 3285 | 3520 | 3050 | 3302 | 3555 | mV |
| $\mathrm{V}_{\text {BB }}$ | Output Voltage Reference | 3.62 |  | 3.74 | 3.65 |  | 3.75 | 3.69 |  | 3.81 | V |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3) | 2.2 |  | 4.6 | 2.2 |  | 4.6 | 2.2 |  | 4.6 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current | 0.5 | 0.3 |  | 0.5 | 0.25 |  | 0.3 | 0.2 |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\mathrm{EE}}$ can vary $-0.46 \mathrm{~V} /+0.06 \mathrm{~V}$.
2. Outputs are terminated through a $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.
3. $\mathrm{V}_{\text {IHCMR }}$ min varies $1: 1$ with $\mathrm{V}_{\mathrm{EE}}$, max varies $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$.

Table 5. 10E SERIES NECL DC CHARACTERISTICS $\mathrm{V}_{C C x}=0.0 \mathrm{~V}$; $\mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V}$ (Note 4)

| Symbol | Characteristic | $0^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current |  | 130 | 156 |  | 130 | 156 |  | 130 | 156 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 5) | -1020 | -930 | -840 | -980 | -895 | -810 | -910 | -815 | -720 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage (Note 5) | -1950 | -1790 | -1630 | -1950 | -1790 | -1630 | -1950 | -1773 | -1595 | mV |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage (Single-Ended) | -1170 | -1005 | -840 | -1130 | -970 | -810 | -1060 | -890 | -720 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage (Single-Ended) | -1950 | -1715 | -1480 | -1950 | -1715 | -1480 | -1950 | -1698 | -1445 | mV |
| $\mathrm{V}_{\mathrm{BB}}$ | Output Voltage Reference | -1.38 |  | -1.27 | -1.35 |  | -1.25 | -1.31 |  | -1.19 | V |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 6) | -2.8 |  | -0.4 | -2.8 |  | -0.4 | -2.8 |  | -0.4 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | 0.5 | 0.3 |  | 0.5 | 0.065 |  | 0.3 | 0.2 |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm . Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
4. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\mathrm{EE}}$ can vary $-0.46 \mathrm{~V} /+0.06 \mathrm{~V}$.
5. Outputs are terminated through a $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.
6. $\mathrm{V}_{\mathrm{IHCMR}}$ min varies $1: 1$ with $\mathrm{V}_{\mathrm{EE}}$, max varies $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$.

Table 6. 100E SERIES PECL DC CHARACTERISTICS $\mathrm{V}_{C C x}=5.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=0.0 \mathrm{~V}$ (Note 7)

| Symbol | Characteristic | $0^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current |  | 130 | 156 |  | 130 | 156 |  | 150 | 179 | mA |
| $\mathrm{V}_{\text {OH }}$ | Output HIGH Voltage (Note 8) | 3975 | 4050 | 4120 | 3975 | 4050 | 4120 | 3975 | 4050 | 4120 | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 8) | 3190 | 3295 | 3380 | 3190 | 3255 | 3380 | 3190 | 3260 | 3380 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) | 3835 | 3975 | 4120 | 3835 | 3975 | 4120 | 3835 | 3975 | 4120 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage (Single-Ended) | 3190 | 3355 | 3525 | 3190 | 3355 | 3525 | 3190 | 3355 | 3525 | mV |
| $\mathrm{V}_{\text {BB }}$ | Output Voltage Reference | 3.62 |  | 3.74 | 3.62 |  | 3.74 | 3.62 |  | 3.74 | V |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 9) | 2.2 |  | 4.6 | 2.2 |  | 4.6 | 2.2 |  | 4.6 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current | 0.5 | 0.3 |  | 0.5 | 0.25 |  | 0.5 | 0.2 |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
7. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\mathrm{EE}}$ can vary $-0.46 \mathrm{~V} /+0.8 \mathrm{~V}$.
8. Outputs are terminated through a $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.
9. $\mathrm{V}_{\text {IHCMR }}$ min varies $1: 1$ with $\mathrm{V}_{\mathrm{EE}}$, max varies $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$.

Table 7. 100E SERIES NECL DC CHARACTERISTICS $\mathrm{V}_{C C x}=0.0 \mathrm{~V}$; $\mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V}$ (Note 10)

| Symbol | Characteristic | $0^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current |  | 130 | 156 |  | 130 | 156 |  | 150 | 179 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 11) | -1025 | -950 | -880 | -1025 | -950 | -880 | -1025 | -950 | -880 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage (Note 11) | -1810 | -1705 | -1620 | -1810 | -1745 | -1620 | -1810 | -1740 | -1620 | mV |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage (Single-Ended) | -1165 | -1025 | -880 | -1165 | -1025 | -880 | -1165 | -1025 | -880 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage (Single-Ended) | -1810 | -1645 | -1475 | -1810 | -1645 | -1475 | -1810 | -1645 | -1475 | mV |
| $\mathrm{V}_{\mathrm{BB}}$ | Output Voltage Reference | -1.38 |  | -1.26 | -1.38 |  | -1.26 | -1.38 |  | -1.26 | V |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 12) | -2.8 |  | -0.4 | -2.8 |  | -0.4 | -2.8 |  | -0.4 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input LOW Current | 0.5 | 0.3 |  | 0.5 | 0.25 |  | 0.5 | 0.2 |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm . Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
10. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\mathrm{EE}}$ can vary $-0.46 \mathrm{~V} /+0.8 \mathrm{~V}$.
11. Outputs are terminated through a $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.
12. $\mathrm{V}_{\mathrm{IHCMR}}$ min varies $1: 1$ with $\mathrm{V}_{\mathrm{EE}}$, max varies $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$.

Table 8. AC CHARACTERISTICS $\mathrm{V}_{C C x}=5.0 \mathrm{~V}$; $\mathrm{V}_{\mathrm{EE}}=0.0 \mathrm{~V}$ or $\mathrm{V}_{C C x}=0.0 \mathrm{~V}$; $\mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V}$ (Note 13)

| Symbol | Characteristic | $0^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Toggle Frequency |  |  |  |  | > 1.0 |  |  |  |  | GHz |
| $\begin{aligned} & \mathrm{t}_{\mathrm{t} L \mathrm{H}} \\ & \mathrm{t}_{\mathrm{PH}} \end{aligned}$ | Propagation Delay <br> IN to Q; Tap =0 <br> IN to Q; Tap = 127 <br> EN to Q; Tap = 0 <br> D7 to CASCADE | $\begin{gathered} 1210 \\ 3200 \\ 1250 \\ 300 \end{gathered}$ | $\begin{aligned} & 1360 \\ & 3570 \\ & 1450 \\ & 450 \end{aligned}$ | $\begin{aligned} & 1510 \\ & 3970 \\ & 1650 \\ & 700 \end{aligned}$ | $\begin{aligned} & 1240 \\ & 3270 \\ & 1275 \\ & 300 \end{aligned}$ | $\begin{aligned} & 1390 \\ & 3630 \\ & 1475 \\ & 450 \end{aligned}$ | $\begin{gathered} 1540 \\ 4030 \\ 1675 \\ 700 \end{gathered}$ | $\begin{gathered} 1440 \\ 3885 \\ 1350 \\ 300 \end{gathered}$ | $\begin{aligned} & 1590 \\ & 4270 \\ & 1650 \\ & 450 \end{aligned}$ | $\begin{aligned} & 1765 \\ & 4710 \\ & 1950 \\ & 700 \end{aligned}$ | ps |
| $\mathrm{t}_{\text {RaNGE }}$ | Programmable Range $\mathrm{t}_{\mathrm{PD}}(\mathrm{max})-\mathrm{t}_{\mathrm{PD}}(\mathrm{min})$ | 2000 | 2175 |  | 2050 | 2240 |  | 2375 | 2580 |  | ps |
| $\Delta \mathrm{t}$ | Step Delay (Note 14) D0 High <br>  D1 High <br>  D2 High <br>  D3 High <br>  D4 High <br>  D5 High <br> D6 High  | $\begin{gathered} 55 \\ 115 \\ 250 \\ 505 \\ 1000 \end{gathered}$ | $\begin{gathered} 17 \\ 34 \\ 68 \\ 136 \\ 272 \\ 544 \\ 1088 \end{gathered}$ | $\begin{array}{r} 105 \\ 180 \\ 325 \\ 620 \\ 1190 \end{array}$ | $\begin{gathered} 55 \\ 115 \\ 250 \\ 515 \\ 1030 \end{gathered}$ | $\begin{gathered} 17.5 \\ 35 \\ 70 \\ 140 \\ 280 \\ 560 \\ 1120 \end{gathered}$ | $\begin{gathered} 105 \\ 180 \\ 325 \\ 620 \\ 1220 \end{gathered}$ | $\begin{gathered} 65 \\ 140 \\ 305 \\ 620 \\ 1240 \end{gathered}$ | $\begin{gathered} 21 \\ 42 \\ 84 \\ 168 \\ 336 \\ 672 \\ 1344 \end{gathered}$ | $\begin{gathered} 120 \\ 205 \\ 380 \\ 740 \\ 1450 \end{gathered}$ | ps |
| $\mathrm{L}_{\text {in }}$ | Linearity (Note 15) | D1 | D0 |  | D1 | D0 |  | D1 | D0 |  |  |
| tSKEW | Duty Cycle Skew tphL-tpLH (Note 16) |  | $\pm 30$ |  |  | $\pm 30$ |  |  | $\pm 30$ |  | ps |
| $\mathrm{t}_{\text {IITTER }}$ | Random Clock Jitter (RMS) |  | < 5 |  |  | < 5 |  |  | < 5 |  | ps |
| $\mathrm{t}_{\text {s }}$ | Setup Time <br> D to LEN <br> D to IN (Note 17) <br> EN to IN (Note 18) | $\begin{aligned} & 200 \\ & 800 \\ & 200 \end{aligned}$ | 0 |  | $\begin{aligned} & 200 \\ & 800 \\ & 200 \end{aligned}$ | 0 |  | $\begin{aligned} & 200 \\ & 800 \\ & 200 \end{aligned}$ | 0 |  | ps |
| $t_{n}$ | Hold Time <br> LEN to D IN to EN (Note 19) | $\begin{gathered} 500 \\ 0 \end{gathered}$ | 250 |  | $\begin{gathered} 500 \\ 0 \end{gathered}$ | 250 |  | $\begin{gathered} 500 \\ 0 \end{gathered}$ | 250 |  | ps |
| $\mathrm{t}_{\mathrm{R}}$ | Release Time <br> $\overline{\text { EN }}$ to IN (Note 20) <br> SET MAX to LEN SET MIN to LEN | $\begin{aligned} & 300 \\ & 800 \\ & 800 \end{aligned}$ |  |  | $\begin{aligned} & 300 \\ & 800 \\ & 800 \end{aligned}$ |  |  | $\begin{aligned} & 300 \\ & 800 \\ & 800 \end{aligned}$ |  |  | ps |
| $\mathrm{t}_{\mathrm{jit}}$ | Jitter |  | < 5 |  |  | < 5 |  |  | < 5 |  | ps |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{r}} \\ & \mathrm{t}_{\mathrm{f}} \end{aligned}$ | $\begin{aligned} & \hline \text { Output Rise/Fall Time } \\ & 20-80 \% \text { (CASCADE) } \end{aligned}$ | $\begin{aligned} & 125 \\ & 300 \end{aligned}$ | $\begin{aligned} & 225 \\ & 450 \end{aligned}$ | $\begin{aligned} & 325 \\ & 650 \end{aligned}$ | $\begin{aligned} & 125 \\ & 300 \end{aligned}$ | $\begin{aligned} & 225 \\ & 450 \end{aligned}$ | $\begin{aligned} & 325 \\ & 650 \end{aligned}$ | $\begin{aligned} & 125 \\ & 300 \end{aligned}$ | $\begin{aligned} & 225 \\ & 450 \end{aligned}$ | $\begin{aligned} & 325 \\ & 650 \end{aligned}$ | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm . Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
13. 10 Series: $\mathrm{V}_{\mathrm{EE}}$ can vary $-0.46 \mathrm{~V} /+0.06 \mathrm{~V}$.

100 Series: VEE can vary $-0.46 \mathrm{~V} /+0.8 \mathrm{~V}$.
14. Specification limits represent the amount of delay added with the assertion of each individual delay control pin. The various combinations of asserted delay control inputs will typically realize DO resolution steps across the specified programmable range.
15. The linearity specification guarantees to which delay control input the programmable steps will be monotonic (i.e. increasing delay steps for increasing binary counts on the control inputs Dn ). Typically the device will be monotonic to the DO input, however under worst case conditions and process variation, delays could decrease slightly with increasing binary counts when the D0 input is the LSB. With the D1 input as the Least Significant Bit (LSB), the device is guaranteed to be monotonic over all specified environmental conditions and process variation.
16. Duty cycle skew guaranteed only for differential operation measured from the cross point of the input to the cross point of the output.
17. This setup time defines the amount of time prior to the input signal the delay tap of the device must be set.
18. This setup time is the minimum time that EN must be asserted prior to the next transition of $\mathbb{N} / \mathbb{N}$ to prevent an output response greater than $\pm 75 \mathrm{mV}$ to that IN/IN transition.
19. This hold time is the minimum time that EN must remain asserted after a negative going $\mathbb{N}$ or positive going $\mathbb{N}$ to prevent an output response greater than $\pm 75 \mathrm{mV}$ to that $\mathrm{IN} / \mathrm{IN}$ transition.
20. This release time is the minimum time that $\overline{\mathrm{EN}}$ must be deasserted prior to the next $\mathrm{IN} / \overline{\mathrm{N}}$ transition to ensure an output response that meets the specified IN to Q propagation delay and transition times.


Figure 3. Cascading Interconnect Architecture

## Cascading Multiple E195's

To increase the programmable range of the E195 internal cascade circuitry has been included. This circuitry allows for the cascading of multiple E195's without the need for any external gating. Furthermore this capability requires only one more address line per added E195. Obviously cascading multiple PDC's will result in a larger programmable range however this increase is at the expense of a longer minimum delay.

Figure 3 illustrates the interconnect scheme for cascading two E195's. As can be seen, this scheme can easily be expanded for larger E195 chains. The D7 input of the E195 is the cascade control pin. With the interconnect scheme of Figure 3 when D7 is asserted it signals the need for a larger programmable range than is achievable with a single device.

An expansion of the latch section of the block diagram is pictured below. Use of this diagram will simplify the explanation of how the cascade circuitry works. When D7 of chip \#1 above is low the cascade output will also be low while the cascade bar output will be a logical high. In this condition the SET MIN pin of chip \#2 will be asserted and thus all of the latches of chip \#2 will be reset and the device will be set at its minimum delay. Since the RESET and SET inputs of the latches are overriding any changes on the A0-A6 address bus will not affect the operation of chip \#2.

Chip \#1 on the other hand will have both SET MIN and SET MAX de-asserted so that its delay will be controlled entirely by the address bus A0-A6. If the delay needed is greater than can be achieved with 31.75 gate delays (11111111 on the A0-A6 address bus) D7 will be asserted to signal the need to cascade the delay to the next E195 device. When D7 is asserted the SET MIN pin of chip \#2 will be de-asserted and the delay will be controlled by the A0-A6 address bus. Chip \#1 on the other hand will have its SET MAX pin asserted resulting in the device delay to be independent of the A0-A6 address bus.

When the SET MAX pin of chip \#1 is asserted the D0 and D1 latches will be reset while the rest of the latches will be set. In addition, to maintain monotonicity an additional gate delay is selected in the cascade circuitry. As a result when D7 of chip \#1 is asserted the delay increases from 31.75 gates to 32 gates. A 32 gate delay is the maximum delay setting for the E195.
To expand this cascading scheme to more devices one simply needs to connect the D7 input and CASCADE outputs of the current most significant E195 to the new most significant E195 in the same manner as pictured in Figure 3. The only addition to the logic is the increase of one line to the address bus for cascade control of the second PDC.


Figure 4. Expansion of the Latch Section of the E195 Block Diagram


Figure 5. Change in Delay vs. Change in Supply Voltage


Figure 6. Delay vs. Temperature (Fixed Path)


Figure 7. Delay vs. Temperature (Max. Delay).

Figure 8. 100E195 Temperature Effects on Delay.


Figure 9. Delay vs. Temperature (Per Gate).


Figure 10. E195 Delay Linearity.

## MC10E195, MC100E195



Figure 11. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D - Termination of ECL Logic Devices.)

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :--- | :--- |
| MC10E195FN | PLCC-28 | 37 Units / Rail |
| MC10E195FNG | PLCC-28 <br> (Pb-Free) | 37 Units / Rail |
| MC10E195FNR2 | PLCC-28 | $500 /$ Tape \& Reel |
| MC10E195FNR2G | PLCC-28 <br> (Pb-Free) | $500 /$ Tape \& Reel |
| MC100E195FN | PLCC-28 | 37 Units / Rail |
| MC100E195FNG | PLCC-28 <br> (Pb-Free) | 37 Units / Rail |
| MC100E195FNR2 | PLCC-28 | $500 /$ Tape \& Reel |
| MC100E195FNR2G | PLCC-28 |  |
| (Pb-Free) | $500 /$ Tape \& Reel |  |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Resource Reference of Application Notes
AN1405/D - ECL Clock Distribution Techniques
AN1406/D - Designing with PECL (ECL at +5.0 V)
AN1503/D - ECLinPS $^{\text {m }}$ I/O SPiCE Modeling Kit
AN1504/D - Metastability and the ECLinPS Family
AN1568/D - Interfacing Between LVDS and ECL
AN1672/D - The ECL Translator Guide
AND8001/D - Odd Number Counters Design
AND8002/D - Marking and Date Codes
AND8020/D - Termination of ECL Logic Devices
AND8066/D - Interfacing with ECLinPS
AND8090/D - AC Characteristics of ECL Devices

## MC10E195, MC100E195

## PACKAGE DIMENSIONS

## PLCC-28

FN SUFFIX
PLASTIC PLCC PACKAGE
CASE 776-02
ISSUE E


NOTES

1. DATUMS -L-, -M-, AND -N- DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE.
2. DIMENSION G1, TRUE POSITION TO BE

MEASURED AT DATUM -T-, SEATING PLANE
3. DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.250) PER SIDE
4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982 .
ANSI Y14.5M, 1982.
5. THE PACKAGE TOP MAY BE SMALLER THAN

THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH between the top and bottom Of The PLASTIC BODY.
7. DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION OR INTHUL SOT CAUSE THE H PROTRUSION(S) SHALL NOT CAUSE THE
DIMENSION TO BE GREATER THAN 0.037 DIMENSION TO BE GREATER THAN 0.037
$(0.940)$. THE DAMBAR INTRUSION(S) SHALL ( 0.940 ). THE DAMBAR INTRUSION(S) SH
NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 ( 0.635 ).

|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 0.485 | 0.495 | 12.32 | 12.57 |
| B | 0.485 | 0.495 | 12.32 | 12.57 |
| C | 0.165 | 0.180 | 4.20 | 4.57 |
| E | 0.090 | 0.110 | 2.29 | 2.79 |
| F | 0.013 | 0.019 | 0.33 | 0.48 |
| G | 0.050 | BSC | 1.27 |  |
| BSC | 0.026 | 0.032 | 0.66 | 0.81 |
| J | 0.020 | --- | 0.51 | --- |
| K | 0.025 | --- | 0.64 | --- |
| R | 0.450 | 0.456 | 11.43 | 11.58 |
| U | 0.450 | 0.456 | 11.43 | 11.58 |
| $\mathbf{V}$ | 0.042 | 0.048 | 1.07 | 1.21 |
| W | 0.042 | 0.048 | 1.07 | 1.21 |
| $\mathbf{X}$ | 0.042 | 0.056 | 1.07 | 1.42 |
| Y | --- | 0.020 | --- | 0.50 |
| $\mathbf{Z}$ | $2^{\circ}$ | $10^{\circ}$ | $2^{\circ}$ | $10^{\circ}$ |
| G1 | 0.410 | 0.430 | 10.42 | 10.92 |
| K1 | 0.040 | --- | 1.02 | --- |

## MC10E195, MC100E195

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC).
ON Semiconductor and 10 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, aftilates, associated with such unintended or claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or in Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative


[^0]:    *For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

