
Binary Counter

The MC10178 is a four-bit counter capable of divide-by-two, divide-by-four, divide-by-eight or a divide-by-sixteen function.

Clock inputs trigger on the positive going edge of the clock pulse. Set and Reset inputs override the clock, allowing asynchronous "set" or "clear." Individual Set and common Reset inputs are provided, as well as complementary outputs for the first and fourth bits. True outputs are available at all bits.



ON

ON Semiconductor

ELECTRICAL CHARACTERISTICS

		Pin	Pin -30°C +25°C		5		-			
		Under		1		+25°C	1		5°C	-
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Uni
Power Supply Drain Current	١ _E	8		97			88		97	mAd
Input Current	I _{inH}	12		390			245		245	μAd
		11 9		350 650			220 410		220 410	
-	l _{inL}	*	0.5		0.5			0.3		μAd
Output Voltage Logic 1	V _{OH}	14	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc
	011	15	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	
Output Voltage Logic 0	V _{OL}	14 15	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltage Logic 1	V _{OHA}	3	-1.080		-0.980			-0.910		Vdo
		14 15	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		
Threshold Voltage Logic 0	V _{OLA}	3		-1.655	0.000		-1.630	0.010	-1.595	Vdd
Threshold Voltage Logio o	VOLA	14		-1.655			-1.630		-1.595	vuu
		15		-1.655			-1.630	\mathbf{N}	-1.595	
Switching Times (50 Ω Load)										ns
Propagation Clock Input	t ₁₂₊₁₅₊	15	1.4	5.0	1.5	3.5	4.8	1.5	5.3	
Delay	t _{12–13–} t _{12+4–}	13 4	1.9 2.9	9.4 12.3	2.0 3.0	6.0 8.5	9.2 12.0	2.0 3.0	9.8 12.8	
	t ₁₂₊₄ -	3	3.9	14.9	4.0	11.0	14.5	4.0	15.5	
Rise Time (20 to 80%)	t ₁₅₊	15	1.1	4.7	1.1	2.5	4.5	1.1	5.0	
Fall Time (20 to 80%)	t ₁₅₋	15	1.1	4.7	1.1	2.5	4.5	1.1	5.0	
Set Input	t ₁₁₋₁₅₊	15	1.4	5.2	1.5		5.0	1.5	5.5	
Reset Input	t ₉₋₁₅₊	15	1.4	5.2	1.5		5.0	1.5	5.5	
Counting Frequency	f _{count}	15	125		125	150		125		MH
OFMCFNC		CO								


ELECTRICAL CHARACTERISTICS (continued)

					TEST VOI	TAGE VALU	JES (Volts)		
		@ Test Ter	mperature	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST V	OLTAGE AP	PLIED TO P	NS LISTED I	BELOW	
Characteristic		Symbol	Under Test	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{EE}	(V _{CC}) Gnd
Power Supply Drain C	urrent	Ι _Ε	8	9				8	1, 16
Input Current		I _{inH}	12	12				8	1, 16
			11	11				8	1, 16
			9	9				8	1, 16
		I _{inL}	*		*			8	1, 16
Output Voltage	Logic 1	V _{OH}	14 15	9 11				8 8	1, 16 1, 16
Output Voltage	Logic 0	V _{OL}	14 15	11 9				8 8	1, 16 1, 16
Threshold Voltage	Logic 1	V _{OHA}	3 14 15			5 11 9	R	8 8 8	1, 16 1, 16 1, 16
Threshold Voltage	Logic 0	V _{OLA}	3 14 15				5 11 9	8 8 8	1, 16 1, 16 1, 16
Switching Times	(50Ω Load)					Pulse In	Pulse Out	–3.2 V	+2.0 V
Propagation Delay	Data Input	t ₁₂₊₁₅₊	15			12	15	8	1, 16
1.0		t ₁₂₋₁₃₋	13			12	13	8	1, 16
		t ₁₂₊₄₋	4			12	4	8	1, 16
		t _{12–3+}	3			12	3	8	1, 16
Rise Time	(20 to 80%)	t+	15			12	15	8	1, 16
Fall Time	(20 to 80%)	t→	15			12	15	8	1, 16
Set Input Reset Input	•	t _{11–15+} t _{9–15+}	15 15			11 9	15 15	8 8	1, 16 1, 16
Counting Frequency		f _{count}	15			12	15	8	1, 16


* Individually test each input applying VIL to input under test.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

PACKAGE DIMENSIONS



PACKAGE DIMENSIONS



NOTES:

DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: INCH.
DIMENSION L TO CENTER OF LEAD WHEN FOOMED DRAWLES

DIMENSION LTO CENTER OF LEAD WHEN FORMED PARALLEL.
DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

	INC	HES	MILLIMETERS		
DIM	MIN MAX		MIN	MAX	
Α	0.750	0.785	19.05	19.93	
В	0.240	0.295	6.10	7.49	
С		0.200		5.08	
D	0.015	0.020	0.39	0.50	
Е	0.050 BSC		1.27 BSC		
F	0.055	0.065	1.40	1.65	
G	0.100 BSC		2.54 BSC		
Н	0.008	0.015	0.21	0.38	
Κ	0.125	0.170	3.18	4.31	
L	0.300 BSC		7.62 BSC		
Μ	0° 15°		0 °	15°	
Ν	0.020	0.040	0.51	1.01	

-A-<u>ሳ ስ ስ ስ</u> 16 в 0 L $\Box \Box$ ι, հո С S -T- SEATING PLANE H G **D** 16 PL

PDIP-16 **P SUFFIX** PLASTIC DIP PACKAGE CASE 648-08 ISSUE R

NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL

		INC	HES	MILLIMETERS			
D	DIM MIN		MAX	MIN	MAX		
	Α	0.740	0.770	18.80	19.55		
	В	0.250	0.270	6.35	6.85		
	C	0.145	0.175	3.69	4.44		
	D	0.015	0.021	0.39	0.53		
	F	0.040	0.70	1.02	1.77		
	G	0.100	BSC	2.54	BSC		
	H	0.050	BSC	1.27	BSC		
	J	0.008	0.015	0.21	0.38		
1	Κ	0.110	0.130	2.80	3.30		
	L	0.295	0.305	7.50	7.74		
	М	0°	10 °	0 °	10 °		
	S	0.020	0.040	0.51	1.01		

Notes

Notes

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor

P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

OR NEW DESIGN

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.