

Advance Information

Low Voltage Rail-To-Rail™ SLEEPMODE™ Operational Amplifier

The MC33304 is a monolithic bipolar operational amplifier. This low voltage rail-to-rail amplifier has both a rail-to-rail input and output stage, with high output current capability. This amplifier also employs SLEEPMODE technology. In sleepmode, the micropower amplifier is active and waiting for an input signal. When a signal is applied, causing the amplifier to source or sink $\geq 200 \,\mu A$ (typically) to the load, it will automatically switch to the awakemode (supplying up to 70 mA to the load). When the output current drops below 90 μA , the amplifier automatically returns to the sleepmode.

Excellent performance can be achieved as an audio amplifier. This is due to the amplifier's low noise and low distortion. A delay circuit is incorporated to prevent crossover distortion.

- Ideal for Battery Applications
- Full Output Signal (No Distortion) for Battery Applications Down to ± 0.9 VDC.
- Single Supply Operation (+1.8 to +12 V)
- Rail-To-Rail Performance on Both the Input and Output
- Output Voltages Swings Typically within 100 mV of Both Rails ($R_L = 1.0 \text{ m}\Omega$)
- Two States: "Sleepmode" (Micropower, $I_D = 110 \mu A/Amp$) and "Awakemode" (High Performance, $I_D = 1200 \mu A/Amp$)
- Automatic Return to Sleepmode when Output Current Drops Below Threshold, Allowing a Fully Functional Micropower Amplifier
- Independent Sleepmode Function for Each Amplifier
- No Phase Reversal on the Output for Overdriven Input Signals
- High Output Current (70 mA typically)
- 600 Ω Drive Capability
- Standard Pinouts; No Additional Pins or Components Required
- Drop–In Replacement for Many Other Quad Operational Amplifiers
- Similar to MC33201, MC33202 and MC33204 Family
- The MC33304 Amplifier is Offered in the Plastic DIP or SOIC Package (P and D Suffixes)

SLEEPMODE and Rail-To-Rail are trademarks of Motorola, Inc.

TYPICAL DC ELECTRICAL CHAR	RACTERISTICS ($T_A = 25^{\circ}C$)
----------------------------	---

TIFICAL DC LLLCT			(1A = 23 C)	-
Characteristic	V _{CC} = 2.0 V	V _{CC} = 3.3 V	V _{CC} = 5.0 V	Unit
Input Offset Voltage				mV
VIO(max) MC33304	±10	±10	±10	
Output Voltage Swing				
V_{OH} (R _L = 600 Ω)	1.85	3.10	4.75	V _{min}
$V_{OL} (R_L = 600 \Omega)$	0.15	0.15	0.15	V _{max}
Power Supply Current per Amplifier (I _D)				
Awakemode	1.625	1.625	1.625	mA
Sleepmode	140	140	140	μA


Specifications are for reference only and not necessarily guaranteed. VEE = Gnd.


This document contains information on a new product. Specifications and information herein are subject to change without notice.



RAIL-TO-RAIL SLEEPMODE OPERATIONAL AMPLIFIER

SEMICONDUCTOR TECHNICAL DATA





ORDERING INFORMATION

De	vice	Tested Operating Temperature Range	Package
MC3	3304D	-	SO-14
MC3	3304P	$T_A = -40^\circ \text{ to } +105^\circ \text{C}$	Plastic DIP

© Motorola, Inc. 1995

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage (V _{CC} to V _{EE})	٧ _S	+16	V
ESD Protection Voltage at Any Pin Human Body Model	VESD	2000	V
Voltage at Any Device Pin (Note 2)	VDP	$V_{S} \pm 0.5$	V
Input Differential Voltage Range	VIDR	(Notes 1 & 2)	V
Output Short Circuit Duration	t _S	Indefinite (Note 3)	sec
Maximum Junction Temperature	Тj	+150	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Maximum Power Dissipation	PD	(Note 5)	mW

RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Min	Тур	Max	Unit
Supply Voltage	٧ _S				V
Single Supply	_	1.8	-	12	
Split Supplies		±0.9	-	±6.0	
Input Voltage Range, Sleepmode and Awakemode	VICR	VEE	_	VCC	V
Ambient Operating Temperature Range	Тд	-40	_	+105	°C

DC ELECTRICAL CHARACTERISTICS (V_{CC} = +5.0 V, V_{EE} = Gnd, T_A = 25°C, unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
Input Offset Voltage (V _{CM} = 0 V, V _O = 0 V) (Note 4) Sleepmode and Awakemode $T_A = 25^{\circ}C$ $T_A = -40^{\circ}$ to +105°C	VIO	-10 -13	0.7	+10 +13	mV
Average Temperature Coefficient of Input Offset Voltage ($R_S = 50 \ \Omega$, $V_{CM} = 0 \ V$, $V_O = 0 \ V$) $T_A = -40^{\circ}$ to +105°C, Sleepmode and Awakemode	Δνιο/Δτ	_	2.0	_	μV/°C
Input Bias Current (V _{CM} = 0 V, V _O = 0 V) (Note 4) Awakemode $T_A = 25^{\circ}C$ $T_A = -40^{\circ}$ to +105°C	I ^{IB}		90 -	+200 +500	nA
Input Offset Current (V _{CM} = 0 V, V _O = 0 V) (Note 4) Awakemode $T_A = 25^{\circ}C$ $T_A = -40^{\circ}$ to +105°C	IO		3.1 _	+50 +100	nA
Large Signal Voltage Gain (V _{CC} = +5.0 V, V _{EE} = -5.0 V) Awakemode, R _L = 600 Ω T _A = 25°C T _A = -40° to +105°C	AVOL	90 85	116 _		dB
Power Supply Rejection Ratio, Awakemode	PSRR	65	90	-	dB
Output Short Circuit Current (Awakemode) $(V_{ID} = \pm 0.2 V)$ Source Sink	ISC	-200 +50	89 +89	50 +200	mA
Output Transition Current, Source/Sink Sleepmode to Awakemode, V_{CC} = +1.0 V, V_{EE} = -1.0 V Awakemode to Sleepmode, V_{CC} = +5.0 V, V_{EE} -5.0 V	ТН1 ТН2	_ 90		200 -	μA

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage Swing ($V_{ID} = \pm 0.2 V$)					V
Sleepmode					
V_{CC} = +5.0 V, V_{EE} = 0 V, R_{L} = 1.0 M Ω	Vон	4.90	4.97	-	
$V_{CC} = 0 \text{ V}, \text{ V}_{EE} = -5.0 \text{ V}, \text{ R}_{L} = 1.0 \text{ M}\Omega$	VOL	-	-4.96	-4.90	
V_{CC} = +2.0 V, V_{EE} = 0 V, R_{L} = 1.0 M Ω	Vон	1.90	1.98	-	
V_{CC} = 0 V, V_{EE} = -2.0 V, R_{L} = 1.0 M Ω	VOL	-	-1.97	-1.90	
Awakemode					
V_{CC} = +5.0 V, V_{EE} = 0 V, R_{L} = 600 Ω	Voh	4.75	4.86	-	
$V_{CC} = 0 \text{ V}, \text{ V}_{EE} = -5.0 \text{ V}, \text{ R}_{L} = 600 \Omega$	VOL	-	-4.85	-4.75	
V_{CC} = +2.0 V, V_{EE} = 0 V, R_{L} = 600 Ω	VOH	1.85	1.91	-	
$V_{CC} = 0 \text{ V}, \text{ V}_{EE} = -2.0 \text{ V}, \text{ R}_{L} = 600 \Omega$	VOL	-	-1.90	-1.85	
V_{CC} = +2.5 V, V_{EE} = -2.5 V, R_L = 600 Ω	∨он	-	2.41	-	
V_{CC} = +2.5 V, V_{EE} = -2.5 V, R_L = 600 Ω	VOL	-	-2.40	-	
Common Mode Rejection Ratio	CMRR	60	90	-	dB
Power Supply Current (per Amplifier)	ID				μΑ
Sleepmode					
$V_{CC} = +2.0 \text{ V}, \text{ V}_{EE} = 0 \text{ V}$ $T_{A} = +25^{\circ}\text{C}$		-	85	-	
$V_{CC} = +2.5 \text{ V}, V_{EE} = -2.5 \text{ V}$ $T_{A} = +25^{\circ}\text{C}$		-	110	140	
$T_A = -40^\circ \text{ to } +105^\circ \text{C}$		-	-	150	
$V_{CC} = +12 \text{ V}, \text{ V}_{EE} = 0 \text{ V}$ $T_{A} = +25^{\circ}\text{C}$		-	125	_	
Awakemode					
$V_{CC} = +2.5 \text{ V}, V_{EE} = -2.5 \text{ V}$ $T_{A} = +25^{\circ}\text{C}$		-	1200	1625	
$T_{A} = -40^{\circ} \text{ to } +105^{\circ}\text{C}$		-	-	1750	
Thermal Resistance	θJA				°C/W
SOIC		-	145	_	
Plastic DIP		-	75	_	

AC ELECTRICAL CHARACTERISTICS (V_{CC} = +6.0 V, V_{EE} = -6.0 V, R_L = 600 Ω , T_A = 25°C, unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
Slew Rate (V _{CC} = +2.5 V, V _{EE} = -2.5 V, A _V = +1.0) (Note 6) Awakemode	SR	0.5	0.89	_	V/µs
Gain Bandwidth Product (f = 100 kHz) Awakemode	GBW	_	2.2	_	MHz
Gain Margin (C _L = 0 pF) Awakemode Sleepmode (R _L = 1.0 kΩ)	A _m		6.0 9.0	-	dB
Phase Margin (R _L = 1.0 kΩ, V _O = 0 V, C _L = 0 pF) Awakemode Sleepmode	φm		40 60		Deg
Sleepmode to Awakemode Transition Time $R_L = 600 \Omega$ $R_L = 10 k$	^t tr1		4.0 12		μsec
Awakemode to Sleepmode Transition Time	^t tr2	-	1.5	-	sec
Channel Separation (f = 1.0 kHz) Awakemode	CS	_	100	-	dB

NOTES: 1. The differential input voltage of each amplifier is limited by two internal diodes. The diodes are connected across the inputs in parallel and opposite to each other. For more differential input voltage range, use current limiting resistors in series with the input pins.

2. The common-mode input voltage range of each amplifier is limited by diodes connected from the input sto both power supply rails. Therefore, the voltage on either input must not exceed supply rail by more than ± 500 mV.

3. Simultaneous short circuits of two or more amplifiers to the positive or negative rail can exceed the power dissipation ratings and cause eventual failure of the device.

A. Rail-to-rail performance is achieved at the input of the amplifier by using parallel NPN–PNP differential stages. When the inputs are near the negative rail (VEE < VCM < 800 mV), the PNP stage is on. When the inputs are above 800 mV (i.e. 800 mV < V_{CM} < V_{CC}), the NPN stage is on. This switching of the input pairs will cause a reversal of input bias current. Slight changes in the input offset voltage will be noted between the NPN and PNP pairs. Cross–coupling techniques have been used to keep this change to a minimum.

5. Power dissipation must be considered to ensure maximum junction (T_J) is not exceeded. (See Figure 2)

6. When connected as a voltage follower and used in transient conditions, a current limiting resistor may be needed between the output and the inverting input. This is because of the back to back diodes clamped across the inputs. The value of this resistor should be between 1.0 kΩ and 10 kΩ. If the amplifier does not become slew rate limited and is processing low frequency waveforms, then no resistor would be necessary. (The output could be tied directly to the negative input.)

Characteristic	Symbol	Min	Тур	Max	Unit
Power Bandwidth (V_O = 4.0 V_{pp,} R_L = 2.0 k\Omega, THD \leq 1.0%) Awakemode	BWp	_	28	_	kHz
Distortion (V _O = 2.0 V _{pp} , A _V = +1.0) Awakemode (f = 10 kHz) Sleepmode (f = 1.0 kHz, R _L = Infinite)	THD		0.009 0.007		%
Open Loop Output Impedance $(V_O = 0 \text{ V}, f = 2.0 \text{ MHz}, A_V = +10, I_Q = 10 \mu\text{A})$ Awakemode Sleepmode	Z _O		100 1000		Ω
Differential Input Impedance (V _{CM} = 0 V) Awakemode Sleepmode	R _{IN}		200 1300		kΩ
Differential Input Capacitance (V _{CM} = 0 V) Awakemode Sleepmode	CIN		8.0 0.4		pF
Equivalent Input Noise Voltage ($R_S = 100 \Omega$, f = 1.0 kHz) Awakemode Sleepmode	en		15 60		nV∕√Hz
Equivalent Input Noise Current (f = 1.0 kHz) Awakemode Sleepmode	in		0.22 0.20		pA/√Hz

NOTES: 1. The differential input voltage of each amplifier is limited by two internal diodes. The diodes are connected across the inputs in parallel and opposite to

each other. For more differential input voltage range, use current limiting resistors in series with the input pins. 2. The common-mode input voltage range of each amplifier is limited by diodes connected from the inputs to both power supply rails. Therefore, the voltage on either input must not exceed supply rail by more than ± 500 mV.


3. Simultaneous short circuits of two or more amplifiers to the positive or negative rail can exceed the power dissipation ratings and cause eventual failure of the device.

4. Rail-to-rail performance is achieved at the input of the amplifier by using parallel NPN–PNP differential stages. When the inputs are near the negative rail (V_{EE} < V_{CM} < 800 mV), the PNP stage is on. When the inputs are above 800 mV (i.e. 800 mV < V_{CM} < V_{CC}), the NPN stage is on. This switching of the input pairs will cause a reversal of input bias current. Slight changes in the input offset voltage will be noted between the NPN and PNP pairs. Cross-coupling techniques have been used to keep this change to a minimum.

5. Power dissipation must be considered to ensure maximum junction (T_J) is not exceeded. (See Figure 2)

6. When connected as a voltage follower and used in transient conditions, a current limiting resistor may be needed between the output and the inverting input. This is because of the back to back diodes clamped across the inputs. The value of this resistor should be between 1.0 kΩ and 10 kΩ. If the amplifier does not become slew rate limited and is processing low frequency waveforms, then no resistor would be necessary. (The output could be tied directly to the negative input.)





There are 515 active components for the entire quad device.

DEVICE DESCRIPTION

The MC33304 will begin to function at power supply voltages as low as $V_S = \pm 0.8$ V. The device has the ability to swing rail-to-rail on both the input and the output. Since the common mode input voltage range extends from V_{CC} to V_{EE} , it can be operated with either single or split voltage supplies. The MC33304 is guaranteed not to latch up or phase reverse over the entire common mode range. However, the output could go into phase reversal state if input voltage is set higher than +V_{CC} or -VEE.

When power is initially applied, the part may start to operate in the awakemode. This occurs because of bias currents being generated from the charging of the internal capacitors. When this occurs, the user will have to wait approximately 1.5 seconds before the device will switch back to the sleepmode.

The amplifier is designed to switch from sleepmode to awakemode whenever the output current exceeds a preset current threshold (I_{TH}) of approximately 200 μ A. As a result, the output switching threshold voltage (V_{ST}) is controlled by the output loading resistance (R_L). Large valued load resistors require a large output voltage to switch, but reduce unwanted transitions to the awakemode.

Most of the transition time is consumed slewing in the sleepmode until V_{ST} is reached, therefore, small values of R_L allow rapid transition to the awakemode. The output switching threshold voltage (V_{ST}) is higher for the larger values of R_L, requiring the amplifier to slew longer in the slower sleepmode state before switching to the awakemode.

Although typically 200 μ A, I_{TH} varies with supply voltage, temperature and the load resistance. Generally, any current loading on the ouput which causes a current greater than I_{TH}


to flow will switch the amplifier into the awakemode. This includes transition currents like those generated by charging load capacitances. In fact, the maximum capacitance that can be driven while attempting to remain in the sleepmode is approximately 300 pF.

The awakemode to sleepmode transition time is controlled by an internal delay circuit, which is necessary to prevent the amplifier from going to sleep during every zero crossing of the output waveform. This delay circuit also eliminates the crossover distortion commonly found in micropower amplifiers.

The MC33304 rail-to-rail sleepmode operational amplifier is unique in its ability to swing rail-to-rail on both the input and output using a bipolar design. This offers a low noise and wide common mode input voltage range. Since the common mode input voltage range extends from V_{CC} to V_{EE}, it can be operated with either single or split voltage supplies.

Rail-to-rail performance is achieved at the input of the amplifiers by using parallel NPN-PNP differential input stages. When the inputs are within 800 mV of the negative rail, the PNP stage is on. When the inputs are more than 800 mV above V_{EE}, the NPN stage is on. This switching of input pairs will cause a reversal of input bias currents. Also, slight differences in offset voltage may be noted between the NPN and PNP pairs. Cross-coupling techniques have been used to keep this change to a minimum.

In addition to the rail-to-rail performance, the output stage is current boosted to provide enough output current to drive 600 Ω loads. Because of this high current capability, care should be taken not to exceed the 150°C maximum junction temperature specification.










Figure 4. Input Bias Current versus **Common Mode Input Voltage** 100 T_A = 25°C V_{CC} = +5.0 V I_{IB}, INPUT BIAS CURRENT (nA) 50 VEE = Gnd Sleepmode 0 -50 Awakemode -100 -150 -6.0 -4.0 -2.0 0 2.0 4.0 6.0 V_{CM}, COMMON MODE INPUT VOLTAGE (V)

















Figure 11. Awakemode to Sleepmode















Figure 16. Supply Current versus Supply Voltage 600 500 I_D, SUPPLY CURRENT (μ A) 400 Sleepmode (µA) 300 200 100 Single Supply No Load 0 L 0 2.0 4.0 6.0 8.0 10 12 14 V_{CC} , SUPPLY VOLTAGE (V)






















10 k


100 k

V_{CC} = +6.0 V V_{EE} = -6.0 V

 $T_A = 25^{\circ}C$



OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and **M** are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244–6609 INTERNET: http://Design-NET.com

 \Diamond

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

