## Advance Information High Voltage Switching Regulator

The MC33362 is a monolithic high voltage switching regulator that is specifically designed to operate from a rectified 120 VAC line source. This integrated circuit features an on-chip $500 \mathrm{~V} / 2.0 \mathrm{~A}$ SenseFET power switch, 250 V active off-line startup FET, duty cycle controlled oscillator, current limiting comparator with a programmable threshold and leading edge blanking, latching pulse width modulator for double pulse suppression, high gain error amplifier, and a trimmed internal bandgap reference. Protective features include cycle-by-cycle current limiting, input undervoltage lockout with hysteresis, output overvoltage protection, and thermal shutdown. This device is available in a 16-lead dual-in-line and wide body surface mount packages.

- On-Chip 500 V, 2.0 A SenseFET Power Switch
- Rectified 120 VAC Line Source Operation
- On-Chip 250 V Active Off-Line Startup FET
- Latching PWM for Double Pulse Suppression
- Cycle-By-Cycle Current Limiting
- Input Undervoltage Lockout with Hysteresis
- Output Overvoltage Protection Comparator
- Trimmed Internal Bandgap Reference
- Internal Thermal Shutdown


This document contains information on a new product. Specifications and information herein are subject to change without notice.

# HIGH VOLTAGE OFF-LINE SWITCHING REGULATOR 

SEMICONDUCTOR TECHNICAL DATA


ORDERING INFORMATION

| Device | Operating <br> Temperature Range | Package |
| :---: | :---: | :---: |
| MC33362DW | $\mathrm{T}_{\mathrm{J}}=-25^{\circ}$ to $+125^{\circ} \mathrm{C}$ | SOP-16L |
| MC33362P |  | DIP-16 |

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Power Switch (Pin 16) Drain Voltage Drain Current | $\begin{aligned} & \mathrm{V}_{\mathrm{DS}} \\ & \mathrm{I} \mathrm{DS} \end{aligned}$ | $\begin{gathered} 500 \\ 2.0 \end{gathered}$ | $\begin{aligned} & \text { V } \\ & \text { A } \end{aligned}$ |
| Startup Input Voltage (Pin 1, Note 1) <br> Pin $3=$ Gnd <br> Pin $3 \leq 1000 \mu \mathrm{~F}$ to ground | $\mathrm{V}_{\text {in }}$ | $\begin{aligned} & 250 \\ & 400 \end{aligned}$ | V |
| Power Supply Voltage (Pin 3) | $\mathrm{V}_{\mathrm{CC}}$ | 40 | V |
| Input Voltage Range <br> Voltage Feedback Input (Pin 10) <br> Compensation (Pin 9) <br> Overvoltage Protection Input (Pin 11) <br> $\mathrm{R}_{\mathrm{T}}$ (Pin 6) <br> $\mathrm{C}_{\mathrm{T}}$ (Pin 7) | VIR | -1.0 to $\mathrm{V}_{\text {reg }}$ | V |
| Thermal Characteristics <br> P Suffix, Dual-In-Line Case 648E <br> Thermal Resistance, Junction-to-Air <br> Thermal Resistance, Junction-to-Case <br> (Pins 4, 5, 12, 13) <br> DW Suffix, Surface Mount Case 751N <br> Thermal Resistance, Junction-to-Air <br> Thermal Resistance, Junction-to-Case <br> (Pins 4, 5, 12, 13) <br> Refer to Figures 15 and 16 for additional thermal information. | $\mathrm{R}_{\theta J A}$ <br> $\mathrm{R}_{\text {日JC }}$ <br> $\mathrm{R}_{\theta \mathrm{JA}}$ <br> $\mathrm{R}_{\text {日JC }}$ | $\begin{aligned} & 80 \\ & 15 \\ & \\ & 95 \\ & 15 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Junction Temperature | TJ | -25 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

NOTE: ESD data available upon request.

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=10 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=390 \mathrm{pF}\right.$, $\mathrm{C}_{\text {Pin }} 8=1.0 \mu \mathrm{~F}$, for typical values $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, for min/max values $T_{J}$ is the operating junction temperature range that applies (Note 2), unless otherwise noted.)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| REGULATOR (Pin 8) |  |  |  |  |  |
| Output Voltage ( l O $=0 \mathrm{~mA}, \mathrm{TJ}=25^{\circ} \mathrm{C}$ ) | $V_{\text {reg }}$ | 5.5 | 6.5 | 7.5 | V |
| Line Regulation ( $\mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}$ to 40 V ) | Regline | - | 30 | 500 | mV |
| Load Regulation ( $\mathrm{l} \mathrm{O}=0 \mathrm{~mA}$ to 10 mA ) | Regload | - | 44 | 200 | mV |
| Total Output Variation over Line, Load, and Temperature | $\mathrm{V}_{\text {reg }}$ | 5.3 | - | 8.0 | V |

OSCILLATOR (Pin 7)

| Frequency | fosc |  |  |  | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{T}}=390 \mathrm{pF}$ |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\left(\mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}\right)$ |  | 260 | 285 | 310 |  |
| $\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\text {low }}$ to $\mathrm{T}_{\text {high }}\left(\mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}\right.$ to 40 V ) |  | 255 | - | 315 |  |
| $\mathrm{C}_{\mathrm{T}}=2.0 \mathrm{nF}$ |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\left(\mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}\right)$ |  | 60 | 67.5 | 75 |  |
| $\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\text {low }}$ to $\mathrm{T}_{\text {high }}(\mathrm{V} \mathrm{CC}=20 \mathrm{~V}$ to 40 V ) |  | 59 | - | 76 |  |
| Frequency Change with Voltage ( $\mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}$ to 40 V ) | $\Delta \mathrm{fosc} / \Delta \mathrm{V}$ | - | 0.1 | 2.0 | kHz |

ERROR AMPLIFIER (Pins 9, 10)

| Voltage Feedback Input Threshold | $\mathrm{V}_{\mathrm{FB}}$ | 2.52 | 2.6 | 2.68 | V |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Line Regulation $\left(\mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}\right.$ to $\left.40 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\right)$ | Regline | - | 0.6 | 5.0 | mV |
| Input Bias Current $\left(\mathrm{V}_{\mathrm{FB}}=2.6 \mathrm{~V}\right)$ | $\mathrm{I}_{\mathrm{IB}}$ | - | 20 | 500 | nA |
| Open Loop Voltage Gain $\left(\mathrm{T} \boldsymbol{J}=25^{\circ} \mathrm{C}\right)$ | A VOL | - | 82 | - | dB |
| Gain Bandwidth Product $\left(\mathrm{f}=100 \mathrm{kHz}, \mathrm{T}_{\left.\mathrm{J}=25^{\circ} \mathrm{C}\right)}\right.$ | GBW | - | 1.0 | - | MHz |

NOTES: 1. Maximum power dissipation limits must be observed. 2. Tested junction temperature range for the MC33362:

$$
\mathrm{T}_{\text {low }}=-25^{\circ} \mathrm{C} \quad \mathrm{~T}_{\text {high }}=+125^{\circ} \mathrm{C}
$$

## MC33362

ELECTRICAL CHARACTERISTICS (continued) $\left(\mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=10 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=390 \mathrm{pF}\right.$, $\mathrm{C}_{\text {Pin }} 8=1.0 \mu \mathrm{~F}$, for typical values $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, for min/max values $\mathrm{T}_{\mathrm{J}}$ is the operating junction temperature range that applies (Note 2), unless otherwise noted.)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ERROR AMPLIFIER (Pins 9, 10) |  |  |  |  |  |
| $\begin{aligned} & \text { Output Voltage Swing } \\ & \text { High State (ISource } \left.=100 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{FB}}<2.0 \mathrm{~V}\right) \\ & \text { Low State }\left(\text { ISink }=100 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{FB}}>3.0 \mathrm{~V}\right) \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \\ & \mathrm{v}_{\mathrm{OL}} \end{aligned}$ | $4.0$ | $\begin{aligned} & 5.3 \\ & 0.2 \end{aligned}$ | $0 . \overline{-}$ | V |
| OVERVOLTAGE DETECTION (Pin 11) |  |  |  |  |  |
| Input Threshold Voltage | $\mathrm{V}_{\text {th }}$ | 2.47 | 2.6 | 2.73 | V |
| Input Bias Current ( $\mathrm{V}_{\text {in }}=2.6 \mathrm{~V}$ ) | IB | - | 100 | 500 | nA |

PWM COMPARATOR (Pins 7, 9)

| Duty Cycle |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum $\left(V_{F B}=0 \mathrm{~V}\right)$ |  |  |  |  |  |
| Minimum $\left(\mathrm{V}_{\mathrm{FB}}=2.7 \mathrm{~V}\right)$ | $\mathrm{DC}_{(\max )}$ | 48 | 50 | 52 | $\%$ |
|  | $\mathrm{DC}(\min )$ | - | 0 | 0 |  |

POWER SWITCH (Pin 16)

| $\begin{aligned} & \text { Drain-Source On-State Resistance }\left(I_{\mathrm{D}}=200 \mathrm{~mA}\right) \\ & \mathrm{T}_{J}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{J}=\mathrm{T}_{\text {low }} \text { to } \mathrm{T}_{\text {high }} \end{aligned}$ | $\mathrm{R}_{\mathrm{DS}}(\mathrm{on})$ | - | 4.4 | $\begin{aligned} & 6.0 \\ & 12 \end{aligned}$ | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-Source Off-State Leakage Current (VDS $=500 \mathrm{~V}$ ) | lD(off) | - | 0.2 | 50 | $\mu \mathrm{A}$ |
| Rise Time | $\mathrm{t}_{\mathrm{r}}$ | - | 50 | - | ns |
| Fall Time | tf | - | 50 | - | ns |

OVERCURRENT COMPARATOR (Pin 16)

| Current Limit Threshold ( $\mathrm{R} \boldsymbol{T}=10 \mathrm{k}$ ) | $\lim$ | 0.7 | 0.9 | 1.1 | A |
| :--- | :--- | :--- | :--- | :--- | :--- |

STARTUP CONTROL (Pin 1)

| Peak Startup Current $\left(V_{\text {in }}=200 \mathrm{~V}\right)$ | $\mathrm{I}_{\text {start }}$ |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ |  |  |  |  |
| $\mathrm{~V}_{\mathrm{CC}}=\left(\mathrm{V}_{\text {th }(\text { on })}-0.2 \mathrm{~V}\right)$ |  | - | 55 | - |
| Off-State Leakage Current $\left(\mathrm{V}_{\text {in }}=50 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=20 \mathrm{~V}\right)$ |  | - | 26 | - |

UNDERVOLTAGE LOCKOUT (Pin 3)

| Startup Threshold (VCC Increasing) | $\mathrm{V}_{\mathrm{th}(\mathrm{on})}$ | 11 | 14.5 | 18 | V |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Minimum Operating Voltage After Turn-On | $\mathrm{V}_{\mathrm{CC}}(\mathrm{min})$ | 7.5 | 9.5 | 11.5 | V |

TOTAL DEVICE (Pin 3)

| Power Supply Current | ICC |  |  |  | mA |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Startup (VCC $=10 \mathrm{~V}$, Pin 1 Open) |  | - | 0.3 | 0.5 |  |
| Operating |  | - | 3.6 | 5.0 |  |

Figure 1. Oscillator Frequency versus Timing Resistor


Figure 2. Power Switch Peak Drain Current versus Timing Resistor


Figure 3. Oscillator Charge/Discharge Current versus Timing Resistor


Figure 5. Error Amp Open Loop Gain and Phase versus Frequency


Figure 7. Error Amplifier Small Signal Transient Response

$1.0 \mu \mathrm{~s} / \mathrm{DIV}$

Figure 4. Maximum Output Duty Cycle versus Timing Resistor Ratio


Figure 6. Error Amp Output Saturation Voltage versus Load Current


Figure 8. Error Amplifier Large Signal Transient Response

$1.0 \mu \mathrm{~s} / \mathrm{DIV}$

Figure 9. Regulator Output Voltage Change versus Source Current


Figure 11. Power Switch Drain-Source


Figure 13. Supply Current versus Supply Voltage


Figure 10. Peak Startup Current versus Power Supply Voltage


Figure 12. Power Switch Drain-Source Capacitance versus Voltage


Figure 14. DW and P Suffix Transient Thermal Resistance


Figure 15. DW Suffix (SOP-16L) Thermal Resistance and Maximum Power Dissipation versus P.C.B. Copper Length


Figure 16. P Suffix (DIP-16) Thermal Resistance and Maximum Power Dissipation versus P.C.B. Copper Length


PIN FUNCTION DESCRIPTION

| Pin | Function | Description |
| :---: | :--- | :--- |
| 1 | Startup Input | This pin connects directly to the rectified ac line voltage source. Internally Pin 1 is tied to the drain <br> of a high voltage startup MOSFET. During startup, the MOSFET supplies internal bias, and charges <br> an external capacitor that connects from the $\mathrm{V}_{\mathrm{CC}}$ pin to ground. |
| 2 | - | This pin has been omitted for increased spacing between the rectified AC line voltage on Pin 1 and <br> the $\mathrm{V}_{\mathrm{CC}}$ potential on Pin 3. |
| 3 | $\mathrm{~V}_{\mathrm{CC}}$ | This is the positive supply voltage input. During startup, power is supplied to this input from Pin 1. <br> When $\mathrm{V}_{\mathrm{CC}}$ reaches the UVLO upper threshold, the startup MOSFET turns off and power is supplied <br> from an auxiliary transformer winding. |
| $4,5,12,13$ | Ground | These pins are the control circuit grounds. They are part of the IC lead frame and provide a thermal <br> path from the die to the printed circuit board. |
| 6 | $\mathrm{R}_{\mathrm{T}}$ | Resistor RT connects from this pin to ground. The value selected will program the Current Limit <br> Comparator threshold and affect the Oscillator frequency. |
| 8 | Regulator Output | Capacitor CT connects from this pin to ground. The value selected, in conjunction with resistor RT, <br> programs the Oscillator frequency. |
| 9 | This 6.5 V output is available for biasing external circuitry. It requires an external bypass capacitor <br> of at least $1.0 ~$ F for stability. |  |

Figure 17. Representative Block Diagram


Figure 18. Timing Diagram


## OPERATING DESCRIPTION

## Introduction

The MC33362 represents a new higher level of integration by providing all the active high voltage power, control, and protection circuitry required for implementation of a flyback or forward converter on a single monolithic chip. This device is designed for direct operation from a rectified 120 VAC line source and requires a minimum number of external components to implement a complete converter. A description of each of the functional blocks is given below, and the representative block and timing diagrams are shown in Figures 17 and 18.

## Oscillator and Current Mirror

The oscillator frequency is controlled by the values selected for the timing components $R_{T}$ and $C_{T}$. Resistor $R_{T}$ programs the oscillator charge/discharge current via the Current Mirror 4 I output, Figure 3. Capacitor $\mathrm{C}_{\top}$ is charged and discharged by an equal magnitude internal current source and sink. This generates a symmetrical 50 percent duty cycle waveform at Pin 7, with a peak and valley threshold of 2.6 V and 0.6 V respectively. During the discharge of $\mathrm{C}_{\mathrm{T}}$, the oscillator generates an internal blanking pulse that holds the inverting input of the AND gate Driver high. This causes the Power Switch gate drive to be held in a low state, thus producing a well controlled amount of output deadtime. The amount of deadtime is relatively constant with respect to the oscillator frequency when operating below 1.0 MHz. The maximum Power Switch duty cycle at Pin 16 can be modified from the internal $50 \%$ limit by providing an additional charge or discharge current path to $\mathrm{C}_{\mathrm{T}}$, Figure 19. In order to increase the maximum duty cycle, a discharge current resistor $R_{D}$ is connected from Pin 7 to ground. To decrease the maximum duty cycle, a charge current resistor $R_{C}$ is connected from Pin 7 to the Regulator Output. Figure 4 shows an obtainable range of maximum output duty cycle versus the ratio of either $R_{C}$ or $R_{D}$ with respect to $R_{T}$.

Figure 19. Maximum Duty Cycle Modification


The formula for the charge/discharge current along with the oscillator frequency are given below. The frequency formula is a first order approximation and is accurate for $\mathrm{C}_{\boldsymbol{T}}$ values greater than 500 pF . For smaller values of $\mathrm{C}_{\boldsymbol{T}}$, refer to Figure 1. Note that resistor $R_{\top}$ also programs the Current Limit Comparator threshold.

$$
\mathrm{I}_{\mathrm{chg} / \mathrm{dscg}}=\frac{5.4}{\mathrm{R}_{\mathrm{T}}} \quad \mathrm{f} \approx \frac{\mathrm{I}_{\mathrm{chg} / \mathrm{dscg}}}{4 \mathrm{C}_{\mathrm{T}}}
$$

## PWM Comparator and Latch

The pulse width modulator consists of a comparator with the oscillator ramp voltage applied to the non-inverting input, while the error amplifier output is applied into the inverting input. The Oscillator applies a set pulse to the PWM Latch while $\mathrm{C}_{\boldsymbol{\top}}$ is discharging, and upon reaching the valley voltage, Power Switch conduction is initiated. When $\mathrm{C}_{\boldsymbol{T}}$ charges to a voltage that exceeds the error amplifier output, the PWM Latch is reset, thus terminating Power Switch conduction for the duration of the oscillator ramp-up period. This PWM Comparator/Latch combination prevents multiple output pulses during a given oscillator clock cycle. The timing diagram shown in Figure 18 illustrates the Power Switch duty cycle behavior versus the Compensation voltage.

## Current Limit Comparator and Power Switch

The MC33362 uses cycle-by-cycle current limiting as a means of protecting the output switch transistor from overstress. Each on-cycle is treated as a separate situation. Current limiting is implemented by monitoring the output switch current buildup during conduction, and upon sensing an overcurrent condition, immediately turning off the switch for the duration of the oscillator ramp-up period.

The Power Switch is constructed as a SenseFET allowing a virtually lossless method of monitoring the drain current. It consists of a total of 3770 cells, of which 50 are connected to a $9.0 \Omega$ ground-referenced sense resistor. The Current Sense Comparator detects if the voltage across the sense resistor exceeds the reference level that is present at the inverting input. If exceeded, the comparator quickly resets the PWM Latch, thus protecting the Power Switch. The current limit reference level is generated by the 2.25 I output of the Current Mirror. This current causes a reference voltage to appear across the $450 \Omega$ resistor. This voltage level, as well as the Oscillator charge/discharge current are both set by resistor $R_{T}$. Therefore when selecting the values for $R_{T}$ and $\mathrm{C}_{\mathrm{T}}, \mathrm{R}_{\mathrm{T}}$ must be chosen first to set the Power Switch peak drain current, while $\mathrm{C}_{\mathrm{T}}$ is chosen second to set the desired Oscillator frequency. A graph of the Power Switch peak drain current versus $\mathrm{R}_{\mathrm{T}}$ is shown in Figure 2 with the related formula below.

$$
\mathrm{I}_{\mathrm{pk}}=12.3\left(\frac{\mathrm{R}_{\mathrm{T}}}{1000}\right)-1.115
$$

The Power Switch is designed to directly drive the converter transformer and is capable of switching a maximum of 500 V and 2.0 A. Proper device voltage snubbing and heatsinking are required for reliable operation.

A Leading Edge Blanking circuit was placed in the current sensing signal path. This circuit prevents a premature reset of the PWM Latch. The premature reset is generated each time the Power Switch is driven into conduction. It appears as a narrow voltage spike across the current sense resistor, and is due to the MOSFET gate to source capacitance, transformer interwinding capacitance, and output rectifier recovery time. The Leading Edge Blanking circuit has a dynamic behavior in that it masks the current signal until the Power Switch turn-on transition is completed. The current limit propagation delay time is typically 233 ns . This time is measured from when an overcurrent appears at the Power Switch drain, to the beginning of turn-off.

## Error Amplifier

An fully compensated Error Amplifier with access to the inverting input and output is provided for primary side voltage sensing, Figure 17. It features a typical dc voltage gain of 82 dB , and a unity gain bandwidth of 1.0 MHz with 78 degrees of phase margin, Figure 5. The noninverting input is internally biased at $2.6 \mathrm{~V} \pm 3.1 \%$ and is not pinned out. The Error Amplifier output is pinned out for external loop compensation and as a means for directly driving the PWM Comparator. The output was designed with a limited sink current capability of $270 \mu \mathrm{~A}$, allowing it to be easily overridden with a pull-up resistor. This is desirable in applications that require secondary side voltage sensing, Figure 20. In this application, the Voltage Feedback Input is connected to the Regulator Output. This disables the Error Amplifier by placing its output into the sink state, allowing the optocoupler transistor to directly control the PWM Comparator.

## Overvoltage Protection

An Overvoltage Protection Comparator is included to eliminate the possibility of runaway output voltage. This condition can occur if the control loop feedback signal path is broken due to an external component or connection failure. The comparator is normally used to monitor the primary side $\mathrm{V}_{\mathrm{CC}}$ voltage. When the 2.6 V threshold is exceeded, it will immediately turn off the Power Switch, and protect the load from a severe overvoltage condition. This input can also be driven from external circuitry to inhibit converter operation.

## Undervoltage Lockout

An Undervoltage Lockout comparator has been incorporated to guarantee that the integrated circuit has sufficient voltage to be fully functional before the output stage is enabled. The UVLO comparator monitors the $\mathrm{V}_{\mathrm{CC}}$ voltage at Pin 3 and when it exceeds 14.5 V , the reset signal is removed from the PWM Latch allowing operation of the Power Switch. To prevent erratic switching as the threshold is crossed, 5.0 V of hysteresis is provided.

## Startup Control

An internal Startup Control circuit with a high voltage enhancement mode MOSFET is included within the MC33362. This circuitry allows for increased converter efficiency by eliminating the external startup resistor, and its associated power dissipation, commonly used in most off-line converters that utilize a UC3842 type of controller. Rectified ac line voltage is applied to the Startup Input, Pin 1. This causes the MOSFET to enhance and supply internal bias as well as charge current to the $\mathrm{V}_{C C}$ bypass capacitor that connects from Pin 3 to ground. When $\mathrm{V}_{\mathrm{CC}}$ reaches the UVLO upper threshold of 14.5 V , the IC commences operation and the startup MOSFET is turned off. Operating bias is now derived from the auxiliary transformer winding, and all of the device power is efficiently converted down from the rectified ac line.

The startup MOSFET will provide an initial peak current of 55 mA , Figure 10, which decreases rapidly as $\mathrm{V}_{\mathrm{CC}}$ and the die temperature rise. The steady state current will self limit in the range of 12 mA with $\mathrm{V}_{\mathrm{CC}}$ shorted to ground. The startup MOSFET is rated at a maximum of 250 V with $\mathrm{V}_{\mathrm{CC}}$ shorted to ground, and 400 V when charging a $\mathrm{V}_{\mathrm{CC}}$ capacitor of $1000 \mu \mathrm{~F}$ or less.

## Regulator

A low current 6.5 V regulated output is available for biasing the Error Amplifier and any additional control system circuitry. It is capable of up to 10 mA and has short-circuit protection. This output requires an external bypass capacitor of at least $1.0 \mu \mathrm{~F}$ for stability.

## Thermal Shutdown and Package

Internal thermal circuitry is provided to protect the Power Switch in the event that the maximum junction temperature is exceeded. When activated, typically at $155^{\circ} \mathrm{C}$, the Latch is forced into a 'reset' state, disabling the Power Switch. The Latch is allowed to 'set' when the Power Switch temperature falls below $145^{\circ} \mathrm{C}$. This feature is provided to prevent catastrophic failures from accidental device overheating. It is not intended to be used as a substitute for proper heatsinking.

The MC33362 is contained in a heatsinkable plastic dual-in-line package in which the die is mounted on a special heat tab copper alloy lead frame. This tab consists of the four center ground pins that are specifically designed to improve thermal conduction from the die to the circuit board. Figures 15 and 16 show a simple and effective method of utilizing the printed circuit board medium as a heat dissipater by soldering these pins to an adequate area of copper foil. This permits the use of standard layout and mounting practices while having the ability to halve the junction to air thermal resistance. The examples are for a symmetrical layout on a single-sided board with two ounce per square foot of copper. Figure 22 shows a practical example of a printed circuit board layout that utilizes the copper foil as a heat dissipater. Note that a jumper was added to the layout from Pins 8 to 10 in order to enhance the copper area near the device for improved thermal conductivity. The application circuit requires two ounce copper foil in order to obtain 20 watts of continuous output power at room temperature.

Figure 20. 20 W Off-Line Converter


Figure 21. Converter Test Data

| Test | Conditions | Results |
| :--- | :--- | :--- |
| Line Regulation | $\mathrm{V}_{\text {in }}=92 \mathrm{Vac}$ to $138 \mathrm{Vac}, \mathrm{IO} 4.0 \mathrm{~A}$ | $\Delta=1.0 \mathrm{mV}$ |
| Load Regulation | $\mathrm{V}_{\mathrm{in}}=115 \mathrm{Vac}, \mathrm{IO}=1.0 \mathrm{~A}$ to 4.0 A | $\Delta=9.0 \mathrm{mV}$ |
| Output Ripple | $\mathrm{V}_{\text {in }}=115 \mathrm{Vac}, \mathrm{IO}=4.0 \mathrm{~A}$ | Triangular $=10 \mathrm{mVpp}$ <br> Spike $=60 \mathrm{mVpp}$ |
| Efficiency | $\mathrm{V}_{\text {in }}=115 \mathrm{Vac}, \mathrm{IO}=4.0 \mathrm{~A}$ | $78.4 \%$ |

This data was taken with the components listed below mounted on the printed circuit board shown in Figure 22.
For high efficiency and small circuit board size, the Sanyo Os-Con capacitors are recommended for C8, C9, C10 and C11.
C8, C9, C10 = Sanyo Os-Con \#6SA330M, $330 \mu \mathrm{~F} 6.3 \mathrm{~V}$.
C11 = Sanyo Os-Con \#10SA220M, $220 \mu \mathrm{~F} 10 \mathrm{~V}$.
D7 = MBR2515L mounted on Aavid \#592502B03400 heatsink.
L1 = Coilcraft S5088-A, $5.0 \mu \mathrm{H}, 0.11 \Omega$.
T1 = Coilcraft S5069-A
Primary: 58 turns of \# 26 AWG, Pin $1=$ start, Pin $8=$ finish.
Two layers $0.002^{\prime \prime}$ Mylar tape.
Secondary: 4 turns of \# 18 AWG, 2 strands bifiliar wound, Pin 5 = start, Pin 4 = finish.
Two layers 0.002" Mylar tape.
Auxiliary: 10 turns of \# 26 AWG wound in center of bobbin, Pin $2=$ start, Pin $7=$ finish.
Two layers 0.002" Mylar tape.
Gap: 0.014 " total for a primary inductance ( $L_{P}$ ) of $330 \mu \mathrm{H}$.
Core and Bobbin: Coilcraft PT1950, E187, 3F3 material.

Figure 22. Printed Circuit Board and Component Layout (Circuit of Figure 20)

(Bottom View)

## OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and $\mathbb{A}$ ) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:
USA/EUROPE/Locations Not Listed: Motorola Literature Distribution;
P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

