

Advance Information

Dual CVSD/PLL Cordless Phone System

The MC33410 Dual CVSD/Cordless Phone system is designed to fit the requirements of a 900 MHz digital cordless telephone system. The device contains a CVSD (Continuously Variable Slope Delta Modulator/Demodulator) Encoder to digitize the speech for the RF transmission, and a CVSD Decoder to reconstruct the received digital speech from the RF receiver. Provisions are made to transmit and receive data as well. Included are three PLLs (Phase–Locked Loops). Two are intended for use with external VCOs and 64/65 or 128/129 dual modulus prescalers, and can control the transmit and receive (LO1) frequencies for the 900 MHz communication. The third PLL is configured as the 2nd local oscillator (LO2), and is functional to 80 MHz. Also included are muting, audio gain adjust (internal and external), low battery/carrier detect, and a wide range for the PLL reference frequency. The power supply range is 2.7 to 5.5 V. A data only (non–voice) mode is also included.

- Two Complete CVSD Sections for Full Duplex Operation
- Two PLLs and an LO Suitable for a 900 MHz System
- Adjustable Detection for Low Battery or Carrier Signal (RSSI)
- Minimal External Components
- Encode Path Includes Adjustable Gain Amplifiers, Filters, Mute, CVSD Encoder. Data Insert. and Scrambler
- Decoder Path Contains Data Slicer, Clock Recovery, Descrambler, Data Detect, CVSD Decoder, Filters, Mute and Power Amplifier
- Data can be Transmitted During Voice Conversation with Minimal or No Noticeable Audio Disruption
- Idle Channel Noise Control
- Independent Power Amplifier with Differential Outputs, Mute
- Selectable Frequency for Switched Capacitor Filters, CVSD Function, PLLs, and the LO
- Reference Frequency Source can be a Crystal or System Clock
- Serial μP Port to Control Gain, Mute, Frequency Selection, Phase Detector Gain, Power Down Modes, Idle Channel Control, Scrambler Operation, Low Battery Detect, and Others
- Mode Available for Data Only Transmission (non-voice)
- Ambient Temperature Range: –20 to 70°C
- Power Supply Range: 2.7 to 5.5 V
- Power Down Modes for Power Conservation
- 48 Pin LQFP with 0.5 mm Lead Pitch

MC33410

DUAL CVSD/PLL CORDLESS PHONE SYSTEM


SEMICONDUCTOR TECHNICAL DATA



FTA SUFFIX
PLASTIC PACKAGE
CASE 932
(LQFP-48)

ORDERING INFORMATION

Device	Operating Temperature	Package
MC33410FTA	−20 to 70°C	LQFP-48



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	6.0	V
Input Voltage – All Inputs	V _{in}	V _{CC} + 0.5	V
Junction Temperature	T _{J(max)}	150	°C
Storage Temperature Range	T _{stg}	-65 to 150	°C

NOTES: 1. Meets Human Body Model (HBM) ≤2000 V and Machine Model (MM) ≤200 V.

RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Min	Тур	Max	Unit
Supply Voltage	-	2.7	-	5.5	V
V _B Load Current	-	-100	0	50	μΑ
V _B Adjusted Voltage Using Bits 7/20–17	-	-	1.5	-	Vdc
Vag Load Current	-	-500	0	50	μΑ
CVSD Clock Rate	-	_	32, 50, or 64	-	kHz
Encoder in Signal Level (Pin 19, V _{CC} ≥ 3.0 V)	-	-	-	2.9	V _{pp}
Rx Audio Input Signal Level (Pin 34)	-	-	-	-	V _{pp}
Peak Output Current at PAO+, PAO-	-	-	-	±10	mA
Reference Frequency Amplitude Applied to Pin 14	-	100	-	Vcc	m∨pp
Rx Digital Input Signal Amplitude (Pin 38)	-	-	-	0.7	V _{pp}

^{2.} ESD data available upon request.

^{2.} All recommended limits are not necessarily functional concurrently.

RECOMMENDED OPERATING CONDITIONS (continued)

Characteristic	Symbol	Min	Тур	Max	Unit
Sink Current into Low Battery Output (Pin 16)	-	-	_	1.2	mA
Digital Input Voltage (Pins 10–12, 39)	_	-	-	-	-
Maximum Clock/Data Rate at MPU Port (Pins 10–12)	-	-	-	2.0	MHz
Crystal or Reference Frequency at Pin 14	-	4.0	-	18.25	MHz
Maximum Data Rate in Data Modem Mode	-	-	250	-	kbps
LO2 VCO Control Voltage (Pin 44)	-	0	-	VCC	V
Maximum 2nd LO Frequency	-	-	65	80	MHz
12 Bit Reference Counter Range	-	3 _d	-	4095 _d	-
13 Bit N Counter Range	_	3 _d	_	8191 _d	-
7 Bit A Counter Range With a 64/65 Modulus Prescaler With a 128/129 Modulus Prescaler	-	0 _d	<u>-</u>	63 _d 127 _d	-
14 Bit LO2 Counter Range	_	12 _d	-	16383 _d	-
6 Bit Counters (for SCF and Encode Clock)		3 _d	_	63 _d	_
Maximum SCF Clock Frequency	_	_	_	512	kHz
Operating Ambient Temperature	_	-20	_	70	°C

NOTES: 1. Currents into a pin are positive. Currents out of a pin are negative.
2. All recommended limits are not necessarily functional concurrently.

$\textbf{ELECTRICAL CHARACTERISTICS} \ \ (T_{\mbox{\scriptsize A}} = 25^{\circ}\mbox{C}, \ \mbox{\scriptsize V}_{\mbox{\scriptsize CC}} = 3.6 \ \mbox{\scriptsize V}, \ \mbox{\scriptsize f}_{\mbox{\scriptsize ref}} = 10.24 \ \mbox{\scriptsize MHz}, \ \mbox{\scriptsize unless otherwise noted.})$

Characteristic	Symbol	Min	Тур	Max	Unit
MICROPHONE AMPLIFIER					
Output Offset with Respect to V_B (RF = 100 k Ω)	-	_	0.5	_	mVdc
Input Bias Current (Pin 23)	-	-	10	_	nA
Open Loop Gain (f < 100 Hz)	-		70	_	dB
Gain Bandwidth	-	-	1.0	_	MHz
Maximum Output Voltage Swing (THD < 1%, V _{CC} ≥ 3.0 V)	-	-	3.0	_	V _{pp}
Maximum Output Current Capability (V _{CC} = 3.6 V)	-	-	2.2	_	mA pk
Tx AUDIO PATH (Pins 22–20)	•	•	•	•	
Remote Gain Adjust (f = 1.0 kHz) Gain with Bits 6/15–11 = 00100 Gain Change (Relative to Bits 6/15–11 = 00100)	-	_	±0.4	-	dB
Bits 6/15–11 = 00001		-8.5	-7.6	-6.5	
Bits 6/15–11 = 00010		-5.0	-4.3	-3.0	
Bits 6/15–11 = 01000 Bits 6/15–11 = 10000		3.0	3.6 7.4	5.0 12	
		4.0	7.4	12	
Low Pass Filter (SCF Clock = 256 kHz, Gains are Relative to 400 Hz) -3.0 dB Point ΔGain at 3.5 kHz ΔGain at 3.7 kHz Gain Reduction at 20 kHz Ripple (400 Hz to 3.5 kHz)	-	- 0 - - -	5.0 - - 40 ±0.1	- 0.15 -0.15 - -	kHz dB dB dB dB
Smoothing Filter –3.0 dB point	_	_	30	_	kHz
Muting (Gain Reduction), Bit 6/2 = 1	-	60	95	-	dB
Pin 20 DC Level	-	_	VB	-	Vdc
Maximum Output Voltage Swing (THD < 1%, V _{CC} ≥ 3.0 V)	-	-	2.9	-	V _{pp}
Maximum Output Current Capability (V _{CC} = 3.6 V)	-	-	1.8	_	mA pk

ELECTRICAL CHARACTERISTICS (continued) ($T_A = 25^{\circ}C$, $V_{CC} = 3.6 \text{ V}$, $f_{ref} = 10.24 \text{ MHz}$, unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
CVSD ENCODER AND IDLE CHANNEL DETECTION					
DC Level (Pin 19)	-	-	Vag	-	Vdc
Input Impedance (Pin 19)	-	_	150	-	kΩ
Maximum Input Level	_				V _{pp}
$V_{CC} = 2.7 \text{ V}$		_	0.8	-	PP
V _{CC} ≥ 3.0 V		_	2.9	-	
CVSD DECODER OUTPUT (Pin 35)					
Minimum Step Size	_		,,		mV
Bits 2/22–21 = 01 Bits 2/22–21 = 10		_	1.4 5.6	_	
Bits 2/22–21 = 11		_	22.4	_	
Maximum Output Signal	_				V _{pp}
$V_{CC} \le 3.0 \text{ V}$		_	1.6	-	PP
VCC > 3.0 V		_	2.6	-	
Output Current Capability	-	-	-	-	mA pk
Clock Noise Content	_	_	-65	_	dBm
Rx AUDIO PATH (Pins 34–32)					
Rx Audio In (Pin 34)	_				
DC Level		-	Vв	-	Vdc
Input Impedance		_	600	_	kΩ V
Maximum Input Signal		 -	-	_	V
Rx Audio Out (Pin 32) DC Level	_	_	V _B	_	Vdc
Maximum Output Current		_	1.8	_	mA
Maximum Output Signal		_	_	-	V
Low Pass Filter (SCF Clock = 256 kHz, Gains are Relative to 400 Hz)	-				
-3.0 dB Point		_	5.0	-	kHz
Δ Gain at 3.5 kHz Δ Gain at 3.7 kHz		0	_	0.25 -0.25	dB dB
Gain Reduction at 20 kHz		_	40	-0.25	dВ
Ripple (400 Hz to 3.5 kHz)		_	± 0.1	_	dB
Smoothing Filter –3.0 dB Point	-	-	30	-	kHz
Decoder Clock Noise Reduction	_	_	>20	_	dB
Receive Gain Adjust (Gain From Pins 34–32, f = 1.0 kHz)	_				dB
Bits 6/10–6 = 01111		-3.0	0	3.0	
Bits 6/10–6 = 11001		13	14.7	17	
Bits 6/10–6 = 00110		-15.5	-13.7	-11.5	
Gain Range (Gain at 11001 – Gain at 00110)		27	28.5	30	
Muting (Gain Reduction), Bit 6/1 = 1	-	60	95	-	dB
POWER AMPLIFIERS		_			
PAI (Pin 31)	_		.,		.,,
DC Level Bias Current		_	V _B <10	_	Vdc nA
PAO- Offset (VPAO- – VB, Feedback R = 30 k Ω)	_	 	12	_	mVdc
PAO- to PAO+ Offset					
	_	-	±5.0	-	mVdc
Open Loop Gain (PAI to PAO-, f < 100 Hz)	_	_	65	_	dB
Gain Bandwidth	-	_	1.0	-	MHz
Closed Loop Gain (PAO- to PAO+)	-	-	± 0.1	-	dB
Maximum Output Swing (THD ≤ 1%)	-	_	-	-	_
PAO- High Voltage (I _{out} = -5.0 mA)	_	V _{CC} – 1.2	V _{CC} – 1.0	V _{CC} - 0.2	VDC

 $\textbf{ELECTRICAL CHARACTERISTICS (continued)} \ \, (T_{A} = 25^{\circ}\text{C}, \ V_{CC} = 3.6 \ \text{V}, \ f_{\text{ref}} = 10.24 \ \text{MHz}, \ \text{unless otherwise noted.})$

Characteristic (1A = 25°C, VCC = 3	Symbol	Min	Тур	Max	Unit
POWER AMPLIFIERS	<u> </u>	1	1	l	
PAO– Low Voltage (I _{out} = 5.0 mA)	_	50	420	600	mVdc
PAO+ High Voltage (I _{Out} = -5.0 mA)	_	V _{CC} – 1.2	V _{CC} – 1.0	V _{CC} - 0.2	VDC
PAO+ Low Voltage (I _{out} = 5.0 mA)	_	50	280	600	mVdc
Muting to PAO- (Gain Reduction), Bit 6/0 = 1	_	60	95	_	dB
V _B REFERENCE (Pin 33)					42
Initial Voltage (Bits 3/20–17 = 0111)	_	1.38	1.50	1.62	Vdc
Adjustment Range From Initial Value (Bits 3/20–17 = 0000 to 1111)	_	_	±9.0	_	%
Adjustment per Step (Bits 3/20–17)	_	_	1.2	_	%
Closest Adjustment to 1.5 V (Using Bits 3/20–17)	_	1.47	_	1.53	Vdc
Power Supply Rejection (f = 1.0 kHz, C_{VB} = 4.7 μ F)	_	-	84	-	dB
LOW BATTERY/CARRIER DETECT			04		ub
Low Battery Mode (Bit 6/5 = 0) – V_{CC} Threshold (1.47 $\geq V_{B} \geq 1.53 \text{ V}$,	_				Vdc
NCC Decreasing) $= 0$ – \wedge CC Tilleshold (1.47 $\leq \sqrt{B} \leq 1.33 \text{ A}$)	_				vuc
Bits 3/23–21 = 000		2.63	2.9	3.18	
Bits 3/23–21 = 001		2.71	2.99	3.27	
Bits 3/23–21 = 010		2.79	3.07	3.36	
Bits 3/23–21 = 011		2.87	3.16	3.45	
Bits 3/23–21 = 100		2.96	3.25	3.54	
Bits 3/23–21 = 101		3.04	3.34	3.64	
Bits 3/23–21 = 110		3.11	3.42	3.73	
Bits 3/23–21 = 111		3.19	3.5	3.81	
Hysteresis	_	_	6.0	_	mV
Step Size (Low Battery Mode)	-	30	85	-	mV
Carrier Detect Mode (6/5 = 1) – Threshold @ Pin 36 (V_B = 1.50 V, \pm 20 mV, Bits 3/23–21 = 000, 7/5–4 = 11)	_	650	845	1050	mV
Hysteresis	_	_	5.0	_	mV
Output Voltage @ Pin 16 (Output Low, 100 k Pullup Resistor)	-	-	0.02	-	Vdc
Leakage Current @ Pin 16 (Output High)	_	_	<10	_	nA
MP1, MP2, MP3 ENCODE OUT					
Output Levels ($I_{out} = \pm 100 \mu A$)	_				
High Level		_	3.5	_	Vdc
Low Level		-	40	_	mVdc
Input Impdeance @ MP1 (Bits 7/5-4 = 11)	_				
Low Battery Mode (6/5 = 0)		_	>10	_	$M\Omega$
Carrier Detect Mode (6/5 = 1)		-	600	-	kΩ
DC Level @ MP1 (Bist 7/5-4 = 11, Carrier Detect Mode)	-	_	VB	-	Vdc
MP2 (Bits 7/7–6 = 01 or 1X)	-				
Input Impedance		_	_	_	_
DC Level (I _{in} = 0)		_	0	-	Vdc
Input Threshold			\\\ \\\\ \\\\\\\\ \\\\\\\\\\\\\\		\
High		_	V _{CC} - 0.4	-	Vdc
Low		_	0.8	_	Vdc
DATA SLICER (Pin 38)	<u> </u>	1	l., -		.,,
DC Level	_	_	V _{CC} – 0.7	-	Vdc
Input Impedance	-	-	250	-	kΩ
Threshold (Increasing Signal)	-	_	V _{CC} - 0.7	-	Vdc
Hysteresis	_	20	35	60	mV

 $\textbf{ELECTRICAL CHARACTERISTICS (continued)} \ (T_{A} = 25^{\circ}\text{C}, \ V_{CC} = 3.6 \ \text{V}, \ f_{ref} = 10.24 \ \text{MHz}, \ unless otherwise noted.)$

Characteristic	Symbol	Min	Тур	Max	Unit
Tx/Rx PLL/PHASE DETECTORS		1	1		1
Phase Detector Output Current (0.5 V \leq V _{Out} \leq V _{CC} $-$ 0.5 V) 100 μ A Mode (Bits 1/20, 2/20 = 0)	_				μА
Sink		70	100	130	
Source 400 μA Mode (Bits 1/20, 2/20 = 1)		-130	-100	-7 0	
Sink		280	400	520	
Source		-520	-400	-280	
Phase Detector Current Ratio (Source/Sink) $(V_{Out} = V_{CC}/2, \pm 100 \mu\text{A} \text{ and } \pm 400 \mu\text{A Ranges})$	-	0.80	1.0	1.25	μΑ/μΑ
Phase Detector Leakage Current (High–Z Mode @ V _{CC} /2)	_	-80	± 1.5	80	nA
FRxMC/FTxMC Output Voltage (Bit 7/13 = 1, I_{Out} = ±100 μ A)	_				V
High		3.4	3.5	_	
Low		-	0.02	0.2	
FRxMC/FTxMC Output Current (Bit 7/13 = 0, V _{out} = 0.8 V)	_				μΑ
Sink		70	100	130	
Source		-130	-100	-7 0	
FRx/FTx Input Current, V _{in} = V _{CC}	_				μА
FRX		0	10	14	μΛ
FTx		0	10	30	
V _{in} = 0 V		-10	-7.5	_	
DC Level		_	1.5	_	Vdc
Input Amplitude		200	_	1200	mVpp
Propagation Delay (FRx to FRxMC and FTx to FTxMC)	_	-	20	-	ns
LO2 PLL (Pins 41–48)		•	•	•	•
Maximum Frequency	_	65	80	_	MHz
Input Current @ LO2 Control $(0.5 \text{ V} \le \text{V}_{in} \le \text{V}_{CC} - 0.5 \text{ V})$	-	-1.0	0	1.0	μΑ
Phase Detector Output Current (0.5 V \leq V _{OUt} \leq V _{CC} $-$ 0.5 V) 100 μ A Mode (Bit 3/14 = 0)	-				μА
Sink		70	100	130	
Source		-130	-100	-70	
400 μA Mode (Bit 3/14 = 1)					
Sink		280	400	520	
Source		-520	-400	-280	
Phase Detector Current Ratio (Source/Sink) ($V_{OUt} = V_{CC}/2$, $\pm 100~\mu A$ and $\pm 400~\mu A$ Ranges)	-	0.80	1.0	1.25	μΑ/μΑ
Phase Detector Leakage Current (High–Z Mode @ V _{CC} /2)	-	-80	±1.5	80	nA
LO2 Output Amplitude (Pin 41 with 25 Ω Load)	-	-	58	-	mVpp
Frequency Change (L = 150 nH, C = 27 pF)	_				MHz
Pin 44 Changed from 0.4 to 0.6 V		0.9	1.3	1.7	
Pin 44 Changed from 2.5 to 3.0 V		0.8	1.2	1.6	
Internal Capacitor (Pin 43–45)	-				pF
Bits 7/20–18 = 001		1.0	1.1	1.3	
Bits 7/20–18 = 010		1.9	2.2	3.5	
Bits 7/20–18 = 100 Bits 7/20–18 = 111		4.0 7.0	4.4 7.7	6.5 10.5	
Internal Capacitor Change (Pin 43–45) (Bits 7/20–18 Increased from 000 to 111)		0	1.1	-	pF/Step

ELECTRICAL CHARACTERISTICS (continued) ($T_A = 25^{\circ}C$, $V_{CC} = 3.6 \text{ V}$, $f_{ref} = 10.24 \text{ MHz}$, unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
REFERENCE OSCILLATOR (Pins 14, 15)	'				
f_{ref} Out Output Levels (I_{OUt} = ±100 μA) High Level Low Level	-	_ _	V _{CC} - 0.2	_ _ _	Vdc
DC Bias Voltage @ fref In	-	_	V _{CC} /2	-	Vdc
Input Current @ f _{ref} In V _{in} = 0 V V _{in} = V _{CC}	-	-15 2.0	-5.0 5.6	-2.0 15	μΑ
MPU SERIAL INTERFACE PORT (Pins 10–12)		T			T
Input Switching Threshold @ V _{CC} = 3.6 V High Low	-	- -	3.1 0.7	- -	Vdc
Input Current $V_{in} = 3.3 \text{ V}$ $V_{in} = 0.3 \text{ V}$	-	0.5 0.05	1.6 0.5	3.0 1.5	μΑ
Data (Pin 12) Output Levels ($I_{Out} = \pm 100 \mu A$) High Low	-	_ _	3.5 0.1	_ _	Vdc
Timing Enable to Clock Setup Time Data to Clock Setup Time Data, Clock Hold Time Recovery Time Data, Clock Pulse Width	-	- - - -	200 100 90 90 100	- - - -	ns
Power On Reset Delay	-	_	100	-	μs
Input Capacitance	-	-	8.0	_	pF
Minimum V _{CC} to Maintain Register Settings	-	-	1.0	_	Vdc
POWER SUPPLY CURRENT					
All Sections Enabled (Bits 5/10–0 = 0)	_	9.0	12.5	16	mA
Wakeup Mode (Bits 5/9–5, 1 = 1)	-	5.5	7.7	10	mA
MPU Port Only Enabled (Bits 5/10–0, 18 = 1) VCC = 3.6 V VCC = 5.5 V	-	_ 	6.0	15 50	μА
AUDIO SYSTEM SPECIFICATIONS					
Gain From Audio In to PAO– V_{in} = -40 dBV, f_{in} = 1.0 kHz, V_{CC} = 3.6 V V_{in} = -60 dBV, f_{in} = 200 Hz, V_{CC} = 2.7 V V_{in} = -20 dBV, f_{in} = 3.4 kHz, V_{CC} = 5.5 V	_	17 17 17	20.3 19.3 18.7	23 23 23	dB

Figure 1. Test Circuit





Figure 2. Typical Applications Circuit



PIN FUNCTION DESCRIPTION

Pin	Name	Description
1	FR _X MC	Modulus Control Output to the R _X 64/65 or 128/129 dual modulus prescaler.
2	FR _X	Input to the R _X PLL.
3	PLL V _{CC}	Supply pin for the R _X PLL section. Allowable range is 2.7 to 5.5 V.
4	R _X PD	Phase detector charge pump output of the R _X PLL.
5	PLL Gnd	Ground pin for the PLL sections.
6	T _X PD	Phase detector charge pump output of the T _X PLL.
7	PLL V _{CC}	Supply pin for the T _X PLL section and the MPU Serial Interface section. Allowable range is 2.7 to 5.5 V.
8	FT _X	Input to the T _X PLL.
9	FT _X MC	Modulus Control Output to the T _X 64/65 or 128/129 dual modulus prescaler.
10	EN	Enable input for the μP port. This signal latches in the register address and data.
11	CLK	Clock input for the μP port. Maximum frequency is 2.0 MHz.
12	Data	Bi–directional data line for the μP port. In Data Modem mode, this pin provides the recovered clock.
13	Status	Logic output which indicates that a predetermined 16 or 24–bit code word has been detected in the Data Detect register, and the following data word has been loaded into register 10. In Data Modem mode, this pin provides the Transmit Data clock.
14, 15	F _{ref} In, F _{ref} Out	A crystal, in the range of 4.0 to 18.25 MHz can be connected to these pins to provide the reference frequency. If an external reference source is used, it is to be capacitively coupled to F_{ref} In.
16	Low Battery/CD	An open collector output. When low, indicates either the supply voltage (V _{CC}) is low, or the carrier level is above the threshold. This output is off when disabled.
17	Enc Out	The digital output of the scrambler, which passes data from the CVSD encoder, or the T_X Data register, or the T_X 1010 Generator. Source selection is done through the μP port.
18	VCC	Supply input for the audio sections, filters, and CVSD blocks. Allowable range is 2.7 to 5.5 V. Internally connected to Pins 27 and 37.
19	Enc In	The analog input to the CVSD encoder. Max. input level is 3.0 V _{pp} .
20	T _X Audio Out	Output of the transmit speech processing section.
21	Ground	Ground for the audio sections, filters, and CVSD blocks. Internally connected to Pins 30 and 40.
22	MCO	Output of the microphone amplifier, and input to the filters. This output has rail-to-rail capability.
23	MCI	Inverting input of the microphone amplifier. Gain and frequency response is set with external resistors and capacitors.
24	Enc Cap	This capacitor sets the time constant for the CVSD encoder. This pin is sensitive to leakage.
25	VAG	Analog ground for the audio section and the CVSD encoder and decoder.
26	Dec Cap	The capacitor sets the time constant for the CVSD decoder. This pin is sensitive to leakage.
27	VCC	Supply input for the audio sections, filters, and CVSD blocks. Allowable range is 2.7 to 5.5 V. Internally connected to Pins 18 and 37.
28, 29	PAO+, PAO-	Differential outputs of the power amplifier stage for driving an earpiece or hybrid network. The gain and frequency response are set with external resistors and capacitors.
30	Gnd	Ground for the audio sections, filters, and CVSD blocks. Internally connected to Pins 21 and 40.
31	PAI	Input to the power amplifier stage. This pin is a summing node.
32	R _X Audio Output	Output of the receive speech processing section.
33	VB	The capacitor filters the internal 1.5 V reference voltage. If VB is adjusted, it may be monitored at this pin. Max. load current is 10 μA.
34	R _X Audio In	Input to the receive speech processing section.
35	Dec Out	The analog output of the CVSD decoder.
36	MP1	As an output, provides the recovered R_X data, or the Data Detect output, or the data slicer output. Or it can be set to a high impedance input (600 k Ω) for the carrier detect input signal. Selection is done through the μP port. See Table 6.

NOTE: 1. All VCC pins must be within ± 0.5 V of each other.

PIN FUNCTION DESCRIPTION (continued)

Pin	Name	Description
37	Vcc	Supply input for the audio sections, filters, and CVSD blocks. Allowable range is 2.7 to 5.5 V. Internally connected to Pins 18 and 27.
38	R _X Digital Input	The digital stream from the RF receiver is applied to the data slicer at this pin. Minimum amplitude is 200 mVpp. Hysteresis ≈50 mV.
39	MP2	As an output, this pin provides the recovered clock from the Clock Recovery block. As an input, the CVSD decoder clock can be applied to this pin. Or this pin may be set to a disabled state. Selection is done through the μP port. See Table 7. In Data Modem mode, the data to be transmitted is input to this pin.
40	Gnd	Ground for the audio sections, filters, and CVSD blocks. Internally connected to Pins 21 and 30.
41	LO2 Out	Buffered output of the 2nd LO frequency. A pullup resistor is required.
42	LO2 V _{CC}	Supply pin for the 2nd LO. Allowable range is 2.7 to 5.5 V.
43, 45	LO2+, LO2-	A tank circuit is connected to these pins for the 2nd LO.
44	LO2 Ctl	The varactor control pin for the 2nd LO.
46	LO2 Gnd	Ground for the 2nd LO section.
47	LO2 PD	Phase detector charge pump output of the 2nd LO PLL.
48	LO2 Gnd	Ground for the 2nd LO section.

NOTE: 1. All $V_{\mbox{\footnotesize{CC}}}$ pins must be within ± 0.5 V of each other.

FUNCTIONAL DESCRIPTION

Note: In the following descriptions, control bits in the MPU Serial Interface for the various functions will be identified by register number and bit number. For example, bit 3/19 indicates bit 19 of register 3. Bits 5/14–11 indicates register 5, bits 14 through 11. Please refer to Figure 1.

Transmit Speech Processing Section

This section is made up of the externally adjustable microphone amplifier (Pins 22 to 23), internally adjustable gain stage, two low pass filters, and a mute switch.

The gain of the microphone amplifier is set with external resistors to receive the audio from the microphone (in the handset), or from the hybrid (in the base unit), or from any other audio source. The MCO output has rail–to–rail capability, and the dc bias level is at VB (\approx 1.5 V).

The adjustable gain stage, referred to as the Remote Gain Adjust, provides 5 levels of gain in 4.0 dB increments. It is controlled with bits 6/15–11 as shown in Table 1.

Table 1. Remote Gain Adjust

Register 6	
Bits 15-11	Gain
00001	-8.0 dB
00010	-4.0 dB
00100	0 dB
01000	+4.0 dB
10000	+8.0 dB

Other combinations for the 5 bits are invalid.

The Low Pass Filter after the gain stage is a switched capacitor filter with a corner frequency at 5.0 kHz. The subsequent smoothing low pass filter has a corner frequency at 30 kHz, and is designed to filter out high frequency clock noise from the previously mentioned switched capacitor filter.

The mute switch at Pin 20 will mute a minimum of 60 dB. Bit 6/2 controls the mute.

CVSD Encoder/Idle Channel/T_X Data Register

The analog signals to be digitized are input at Pin 19 to the CVSD Encoder. The output of the encoder will be the digital equivalent of the audio, at the selected clock rate. Based on the reference frequency, bits 4/23–18 are used to set the 6 Bit Encoder Counter, in conjunction with the subsequent ÷16 divider, to set the CVSD Encoder frequency to 32, 50, or 64 kHz. Bits 3/16–15 will set the CVSD for proper operation at the selected frequency, according to Table 2.

Table 2. CVSD Clock/Data Rates

Register 3		
Bit 16	Bit 15	Clock/Data Rate
0	1	32 kHz
1	0	50 kHz
1	1	64 kHz

The Encoder's minimum step size can be selected using bits 2/22–21, according to Table 3.

Table 3. Minimum Step Size

Encoder Register 2 Bits 22, 21	Decoder Register 1 Bits 22, 21	Step Size
00	00	No minimum
01	01	1.4 mV
10	10	5.6 mV
11	11	22.4 mV

The T_X 1010 Generator, when selected, provides an alternating "1–0" pattern (a square wave at half the CVSD clock rate) to the scrambler. This represents the lowest amplitude analog signal, and can be used when it is desired to send a quiet signal. Selection of this block can occur either automatically, or intentionally, as follows:

- a. The automatic selection occurs when the Idle Channel Detector senses the average audio signal at Pin 19 is below a threshold which is set with bits 5/17-15 (See Table 4). Bits 5/14–11 select a time delay for the automatic threshold detection to occur. The minimum delay is zero, with these bits set to 0000. Changing the bits provides delay in increments of 32 clock cycles (of the CVSD Encoder clock). The maximum delay is 480 clock cycles, (7.5 mS at 64 kHz). When the average audio signal at Pin 19 increases above the threshold, the T_X 1010 Generator will be deselected with no delay. This automatic switchover feature can be disabled with bit 7/2. Bit 5/21 indicates when an idle channel condition has been detected. This output bit will be functional even when the idle channel detector is disabled with bit 7/2. Bit 5/18 will power down the Idle Channel Detect Circuit as a power saving measure.
- b. Bit 6/4 can be used to intentionally select the T_X 1010 Generator at any time.

Table 4. Idle Channel Detection Threshold

Register 5		Register 5	
Bits 17-15	Threshold	Bits 17-15	Threshold
000	-50 dBV	100	-60 dBV
001	-52.5	101	-62.5
010	-55	110	-65
011	-57.5	111	-67.5

The T_X Data Register is used for the transmission of data between the handset and base units. The procedure is as follows:

- a. At the receiving unit: The code word (16 or 24 bits, set with bit 7/11) identifying that a data transmission is occurring must be loaded into the T_X Data Register (by loading register 8). This is used to detect when a code word is sent from the transmitting unit.
- At the transmitting unit: The same code word as above is loaded into register 8. It is automatically loaded into the T_X Data Register.

- c. The data word (16 or 24 bits, set with bit 7/12) is then loaded into register 9.
- d. Upon loading register 9, the MC33410 automatically sends out (at Pin 17) the code word, followed by the data word, at the CVSD clock rate.

When the data word is completely sent out, the MC33410 will then return Pin 17 to its previous source of digital information (CVSD Encoder or T_X 1010 Generator).

Scrambler/Digital Output

The scrambler receives digital data from the CVSD Encoder, or the $T_{\rm X}$ 1010 Generator, or the $T_{\rm X}$ Data Register,

to be output at Pin 17. The output level is 0 to V_{CC} . The scrambler can be bypassed with Bit 7/1.

The scrambler, better known as a randomizer, provides not only a level of communication security, but also helps ensure the digital output will not contain an abnormally long string of 1s or 0s which can adversely affect the CVSD Decoder operation, as well as the RF section. The scrambler is a maximal–length shift register sequence generator. The length of the shift register is selectable to one of eight values with bits 7/10–8 (the descrambler in the receiving unit must be set the same). Table 5 lists the polynomial associated with each tap selection.

Table 5. Scrambler/Descrambler Tap Selection

Тар	Register 7				
No.	Bit 10	Bit 9	Bit 8	Shift Register Length	Polynomial
0	0	0	0	2	1 + z ⁻¹ + z ⁻²
1	0	0	1	3	1 + z ⁻² + z ⁻³
2	0	1	0	4	1 + z ⁻³ + z ⁻⁴
3	0	1	1	5	1 + z ⁻³ + z ⁻⁵
4	1	0	0	6	1 + z ⁻⁵ + z ⁻⁶
5	1	0	1	7	1 + z ⁻⁶ + z ⁻⁷
6	1	1	0	9	1 + z ⁻⁵ + z ⁻⁹
7	1	1	1	10	1 + z ⁻⁷ + z ⁻¹⁰

Data Slicer/Clock Recovery

The data slicer will receive the low level digital signal from the RF receiver section at Pin 38. The input signal to the data slicer must be >200 mVpp. Hysteresis of 50 mV is internally provided. The output of the data slicer will be same waveform, but with an amplitude of 0 to VCC, and can be observed at Pin 36 (MP1) if bits 7/5–4 are set to 10. The output can be inverted by setting bit 5/19 = 1.

The clock recovery block will generate a phase locked clock, equal to the CVSD data rate, from the incoming data, as long as the Encoder Counter (bits 4/23–18) is set for that data rate. The recovered clock can be observed at Pin 39 (MP2) if bits 7/7–6 are set to 00. The data from the clock recovery block can be observed at Pin 36 if bits 7/5–4 are set to 00. The clock recovery block may be bypassed by setting bit 7/0 to 1. With this setting the data slicer output will go directly to the descrambler, and the encoder clock will replace the Clock Recovery Clock.

Tables 6 and 7 summarize the options available at MP1 and MP2 (Pins 36 and 39).

Table 6. MP1 Options (Pin 36)

Register 7		
Bit 5	Bit 4	Function
0	0	Data from clock recovery block
0	1	Data Detect Output
1	0	Data Slicer Output
1	1	Hi–Z/ CD Input

Table 7. MP2 Options (Pin 39)

Register 7		
Bit 7	Bit 6	Function
0	0	Output recovered clock
0	1	Input CVSD Decoder clock
1	Х	Disabled (Hi–Z)

When MP1 is set to a Hi–Z condition, the pin is an input for the CD (Carrier Detect) function, with an input impedance of 600 K Ω . See the section entitled Low Battery/Carrier Detect for an explanation of this function.

Descrambler

The descrambler receives the scrambled data from the clock recovery block (or the data slicer if bit 7/0 = 1), and descrambles it to the original data as long as the selected taps are the same as those in the transmitting scrambler (see Table 5). The descrambler block is the same configuration as the scrambler, and is self–synchronizing. The descrambler can be bypassed with bit 7/1.

Data Detect Register/Status Output/R_X Data Register

The Data Detect register will continuously compare the descrambled data it receives with the 16 or 24–bit code word stored in the $T_{\rm X}$ Data Register (loaded through register 8). Upon detecting a match, and after the code word passes through the shift register, the following (16 or 24–bit) data word will be stored into the $R_{\rm X}$ Data Register, and then loaded into register 10 of the MPU Interface. At this time the Status output at Pin 13, and bit 5/22, will go high. The external microprocessor can then retrieve the data word by reading register 10, at which time the Status pin and bit will go low.

Upon detection of a code word as described above, the CVSD Decoder will be provided with 32, 40, or 48-bits of a 1010 pattern (idle channel) to minimize disturbances to the audio. After the data word is loaded into register 10, the CVSD Decoder resumes receiving data from the descrambler. The audio is therefore interrupted with a low level signal for a maximum of 48 clock cycles (0.75 mSec at 64 kHz).

The Data Detect register can be bypassed by setting bit 7/3 = 1.

CVSD Decoder/Decoder Clock/Idle Channel

The CVSD Decoder will provide the analog equivalent, at Pin 35, of the digital data it receives from the descrambler, or from the 1010 generator (idle channel generator). There is a single pole filter at the Decoder output to reduce the clock noise normally present on a CVSD analog output. The CVSD Decoder is self synchronizing as long as the decoder clock matches the data rate, and the Decoder has been set with bits 3/16–15 according to Table 2.

The Decoder clock is provided from the Clock Recovery block by setting bits 7/7–6 to 00 or 1X. The clock is internally provided to the Decoder, and is available at Pin 39. Alternately, a Decoder clock can be provided from an

external source to Pin 39 by setting bit 7/7-6 to 01 (see Table 7).

The R_X 1010 Generator provides an alternating 1–0 pattern (a square wave at half the CVSD clock rate) to the CVSD Decoder, resulting in the lowest amplitude analog signal at Pin 35. The 1010 Generator is automatically selected whenever data is detected and received by the Data Detection Circuit, as described above. Additionally, the 1010 Generator can be selected with bit 6/3 at any time.

The Decoder's minimum step size can be selected using bits 1/22–21, according to Table 3.

Receive Audio Path

The Receive Audio Path (Pins 34 to 32) consists of an anti–aliasing filter, a low pass filter, a gain adjust stage, and a mute switch.

Since the analog output of the CVSD Decoder (typically input at Pin 34) will contain noise at the CVSD clock rate, the anti–aliasing filter, with a corner frequency at 30 kHz, is provided to prevent aliasing of that clock noise with the subsequent switched capacitor filter.

The switched capacitor low pass filter is a 3 pole filter, with a corner frequency at 5.0 kHz. This is designed to remove the clock noise from the CVSD Decoder output signal, as well as provide bandwidth limiting in the audio range.

The gain stage provides 28.5 dB of gain adjustment in 19 steps (1.5 dB each), measured from Pin 34 to 32. Bits 6/10–6 are used to set the gain according to Table 8.

The mute switch at Pin 32, controlled by bit 6/1, will mute a minimum of 60 dB.

- Table of Reserve Sam / tajastinoni					
Register 6			egister 6 Register 6		
Bits 106	Gain		Bits 106	Gain	
00110	–13.5 dB		10000	+1.5 dB	
00111	-12.0 dB		10001	+3.0 dB	
01000	–10.5 dB		10010	+4.5 dB	
01001	−9.0 dB		10011	+6.0 dB	
01010	−7.5 dB		10100	+7.5 dB	
01011	-6.0 dB		10101	+9.0 dB	
01100	-4.5 dB		10110	+10.5 dB	
01101	-3.0 dB		10111	+12.0 dB	
01110	−1.5 dB		11000	+13.5 dB	
01111	0.0 dB		11001	+15.0 dB	

Table 8. Receive Gain Adjustment

Power Amplifiers

The power amplifiers (Pins 28, 29, 31) are designed to drive the earpiece in a handset, or the telephone line via a hybrid circuit in the base unit. Each output (PAO+ and PAO-) can source and sink 5 mA, and can swing 2.0 Vpp each. The gain of the amplifiers is set with a feedback resistor from Pin 29 to 31, and an input resistor at Pin 31. The differential gain is 2x the resistor ratio. Capacitors can be used for frequency shaping. The pins' dc level is VB (\approx 1.5 V).

The Mute switch, controlled with bit 6/0, will provide 90 dB of muting with a 50 k Ω feedback resistor. The amount of muting will depend on the value of the feedback resistor.

Reference Clock

The reference clock provides the frequency basis for the three PLLs, the switched capacitor filters, and the CVSD

Encoder section. The source for the reference clock can be a crystal in the range of 4.0 to 18.25 MHz connected to Pins 14 & 15, or it can be an external source connected to F_{ref} In (Pin 14). The reference frequency is directed to:

- a. A programmable 12-bit counter to provide the reference frequency for the three PLLs. The 12-bit counter is to be set such that, in conjunction with the programmable counters within each PLL, the proper frequencies can be produced by each VCO.
- b. A programmable 6-bit counter, followed by a ÷2 stage, to set the frequency for the switched capacitor filters to 256 kHz, or as close to that as possible.
- c. A programmable 6-bit counter which provides the 16x clock for the Clock Recovery block. This is followed by a ÷16 stage which provides the CVSD Encoder clock. This is followed by a ÷32 stage, and a programmable 4-bit counter which sets the delay for the Idle Channel Detect circuit.

Transmit and Receive (LO1) PLL Sections

The transmit and receive PLLs (Pins 6 to 9 and 1 to 4, respectively) are designed to be part of a 900 MHz system. In a typical application the Transmit PLL section will be set up to generate the transmit frequency, and the Receive PLL section will be set up to generate the LO1 frequency. The two sections are identical, and function independently. External requirements for each include a low pass filter, a 900 MHz VCO, and a 64/65 or 128/129 dual modulus prescaler.

The frequency output of the VCO is to be reduced by the dual modulus prescaler, and then input to the MC33410 (at Pin 2 or 8). That frequency is then further reduced by the programmable 13–bit counter (bits 1/19–7 or 2/19–7), and provided to one side of the Phase Detector, where it is compared with the PLL reference frequency. The output of the phase detector (at Pin 4 or 6) is a bi–directional charge pump which drives the VCO through the low pass filter. Bits 1/20 and 2/20 set the gain of each of the two charge pumps to either $100/2\pi\,\mu\text{A/Radian}$ or $400/2\pi\,\mu\text{A/Radian}$. The polarity of the two phase detector outputs is set with bits 7/22 and 7/23. If the bit=0, the appropriate PLL is configured to operate with a non–inverting low pass filter/VCO combination. If the low pass filter/VCO combination is inverting, the polarity bit should be set to 1.

The 7-bit A and A' counters (bits 1/6-0 and 2/6-0) are to be set to drive the Modulus Control input of the 64/65 or 128/129 dual modulus prescalers. The Modulus Control outputs (Pins 1 and 9) can be set to either a voltage mode or a current mode with bit 7/13.

To calculate the settings of the N and A registers, the following procedure is used:

$$\frac{f_{\text{VCO}}}{f_{\text{PLL}}} = \text{Nt (Nt must be an integer)}$$
 Equation 1

$$\frac{Nt}{P} = N$$
 Equation 2

A = Remainder of Equation 2 Equation 3 (decimal part of N x P)

where: fyco = the VCO frequency

fpLL = the PLL Reference Frequency set within the MC33410

P = the smaller divisor of the dual modulus prescaler (64 for a 64/65 prescaler)

N = the whole number portion is the setting for the N (or N') counter within the MC33410

A = the setting for the A (or A') counter within the MC33410

For example, if the VCO is to provide 910 MHz, and the internal PLL reference frequency is 50 kHz, then the equations yield:

$$Nt = \frac{910 \times 10^{6}}{50 \times 10^{3}} = 18,200$$

$$N = \frac{18,200}{64} = 284.375$$

$$A = 0.375 \times 64 = 24$$

The N register setting is 284_d (0 0001 0001 1100), and the A register setting is 24_d (001 1000).

2nd LO (LO2)

This PLL is designed to be the 2nd Local Oscillator in a typical 900 MHz system, and is designed for frequencies up to 80 MHz. The VCO and varactor diodes are included, and are to be used with an external tank circuit (Pins 43 to 45).

Bits 7/20–18 are used to select an internal capacitor, with a value in the range of 0 to 7.6 pF, to parallel the varactor diodes and the tank's external capacitor. This permits a certain amount of fine tuning of the oscillator's performance. See Table 9.

A buffered output is provided to drive, e.g., a mixer. The frequency is set with the programmable 14-bit counter (bits 3/13-0) in conjunction with the PLL reference frequency. For example, if the reference frequency is 50 kHz, and the 2nd LO frequency is to be 63.3 MHz, the 14-bit counter needs to be set to 1266_d (00 0100 1111 0010). The output level is dependent on the value of the impedance at Pin 41, partly determined by the external pullup resistor.

The output of the phase detector is a bi–directional charge pump which drives the varactor diodes through an external low pass filter. Bit 3/14 sets the gain of the charge pump to either $100/2\pi~\mu\text{A/Radian}$ or $400/2\pi~\mu\text{A/Radian}$. Bit 7/21 sets its polarity – if 0, the PLL is configured to operate with a non–inverting low pass filter/VCO combination. If the low pass filter/VCO combination is inverting, the polarity bit should be set to 1.

Table 9. LO2 Capacitor Selection

Register 7	Capacitor Value		Register 7	Capacitor
Bits 20-18			Bits 20-18	Value
000	0 pF		100	4.3 pF
001	1.1 pF		101	5.4 pF
010	2.2 pF		110	6.5 pF
011	3.3 pF		111	7.6 pF

VB Reference Voltage

The VB voltage (\approx 1.5 V) is available at Pin 33. It will have a production tolerance of \pm 6%, and can be adjusted over a \pm 9% range using bits 3/20–17. The adjustment steps will be \approx 1.2% each. VB can be used to bias external circuitry, as long as the load current on this pin does not exceed 10 μ A.

Low Battery/Carrier Detect

This circuit will provide an indication of either Low Battery voltage, or a low carrier signal applied to Pin 36 (MP1) from an RSSI circuit. The desired mode is selected with bit 6/5.

A) Low Battery Mode (Bit 6/5 = 0)

The supply voltage at Pin 18 is applied to the comparator through an internal resistor divider, and is compared to the internal reference VB (\approx 1.5 V). The comparator has \approx 15 mV of hysteresis, measured at V_{CC}. The resistor divider is adjustable using bits 3/23–21. The Low Battery threshold voltage will then be equal to the VB voltage multiplied by the factor listed in Table 10. For example, if VB = 1.5 V, and bits 3/23–21 = 011, the threshold will be 3.21 V.

B) Carrier Detect Mode (Bit 6/5 = 1)

Pin 36 (MP1) must be set to the Hi–Z/CD Input mode by setting bits 7/5–4 to 11. MP1 will then be an input with an input impedance of \approx 600 kΩ, referenced to VB. An analog signal applied to MP1 will be applied to the comparator through an internal adjustable gain stage (adjustable using bits 3/23–21), and is compared to the internal reference VB. The comparator has \approx 18.0 mV of hysteresis, measured at Pin 36. The threshold voltage will then be equal to the VB voltage multiplied by the factor listed in Table 10. For example, if VB = 1.5 V, and bits 3/23–21 = 011, the threshold will be 0.576 V.

Table 10. LB/CD Threshold Adjustment Factor

Register 3 Bits 23–21	Low Battery Mode	Carrier Detect Mode
000	1.96	0.574
001	2.02	0.524
010	2.08	0.453
011	2.14	0.384
100	2.19	0.314
101	2.25	0.247
110	2.30	0.177
111	2.37	0.110

The comparator output is at bit 5/23, and at Pin 16 (open collector output). The outputs are high if the monitored V_{CC} voltage is above the threshold, or if the Carrier signal is below the threshold. Pin 16 requires an external pullup resistor. When this circuit is disabled (bit 5/10 = 1), bit 5/23 and Pin 16 will be high.

MPU Serial Interface

The MPU Serial Interface is a 3–wire interface, consisting of a Clock line, an Enable line, and a bi–directional Data line. The interface is always active, i.e. it cannot be powered down as all other sections of the MC33410 are disabled and enabled through this interface.

The clock must be supplied to the MC33410 at Pin 11 to write or read data, and can be any frequency up to 2.0 MHz. The clock need not be present when data is not being transferred. The Enable line must be low when data is not being transferred.

Internally there are 10 data registers, 24 bits each, addressed with four bits ranging from \$1 to \$A. Register 10, and bits 23–21 of register 5 contain data to be read out by the microprocessor, while all other register bits are to be written to by the microprocessor. The contents of the 10 registers can be read out at any time. All bits are written in, or read out, on the clock's positive transition. The write and read operations are as follows:

a) Write Operation:

To write data to the MC33410, the following sequence is required (see Figure 3):

- 1. The Enable line is taken high.
- 2. Five bits are entered:
 - The first bit must be a 0 to indicate a Write operation.
 - The next four bits identify the register address (0001–1010). The MSB is entered first.
- After the 5th clock pulse is low, the Enable line is taken low. At this transition, the address is latched in and decoded.
- 4. The Enable line is maintained low while the data bits are clocked in. The MSB is entered first, and the LSB last. If 24 bits are written to a register which has less than 24 active bits (e.g., register 6), the unassigned bits are to be 0.
- 5. After the last bit is entered, the Enable line is to be taken high and then low. The falling edge of this pulse latches in the just entered data. The clock line can be at a logic high or low, but must not transition in either direction during this Enable pulse.
- The Enable line must then be kept low until the next communication.

Note: If less than 24 bits are to be written to a data register, it is not necessary to enter the full 24 bits, as long as they are all lower order bits. For example, if bits 0–6 of a register are to be updated, they can be entered as 7 bits with 7 clock cycles in step 4 above. However, if this procedure is used, a minimum of 4 bits, with 4 clock pulses, must be entered.







Figure 4. Reading Data from the MC33410



b) Read Operation:

To read the output bits (bits 5/23–21, or all of register 10), or the contents of any register, the following sequence is required (see Figure 4):

- 1. The Enable line is taken high.
- 2. Five bits are entered:
 - The first bit must be a 1 to indicate a Read operation.
 - The next four bits identify the register address (0001–1010). The MSB is entered first.
- After the 5th clock is taken low, the Enable line is taken low.
 At this transition, the address is latched in and decoded, and the contents of the selected register is loaded into the 24-bit output shift register. At this point, the Data line (Pin 12) is still an input.
- 4. While maintaining the Enable line low, the data is read out. The first clock rising edge will change the Data line to an output, and the MSB will be present on this line.
- 5. The full contents of the register are then read out (MSB first, LSB last) with a total of 24 clock rising edges, including the one in step 4 above. It is recommended that the MPU read the bits at the clock's falling edge. If only bit 23, 22, or 21 of register 5 are to be read, this can be done with one, two, or three clock rising edges, respectively.

- 6. After the last clock pulse, the Enable line is to be taken high and then low. The falling edge of this pulse returns the Data pin to be an input. The clock line can be at a logic high or low, but must not transition in either direction during this Enable pulse.
- The Enable line must then be kept low until the next communication.

Data Modem Mode

For applications where the MC33410 is to be used in a 900 MHz wireless system for transmitting data only (non-voice), a mode can be set which bypasses the speech digitizing sections. The resulting configuration makes use of those sections associated with data only, i.e., the scrambler, descrambler, and clock recovery section. Also functional are the three PLLs, the audio receive path (Pins 34 to 28), the transmit audio path (Pins 23 to 20), and the Low Battery circuit (but not the Carrier Detect mode).

In this mode, the MC33410 will provide the transmit data clock from the crystal, in conjunction with the internal 6–bit counter (bits 4/23–18) and the $\div16$ block associated with that counter. The transmit data clock is available at Pin 13, and can be used to synchronize the external data source. The T_X

data is input at Pin 39, passes through the scrambler, and outputs at Pin 17.

The demodulated data from the RF receiver is input at Pin 38, and is applied to the data slicer, and the clock recovery block. The recovered clock is output at Pin 12. The data passes through the descrambler, and is output at Pin 36.

Figure 5 is a diagram of the data paths through the MC33410.

The procedure for entering the Data Modem mode is in Table 11:

Table 11. Entering Data Modem Mode

Function	Bits	Bit Value
Set T_X Clock to desired frequency T_X Clk = $F_{crystal}/(16 \times Counter)$.	4/23 – 18	As Desired
Set Scrambler & Descrambler tap setting (Bit 7/1 = 0).	7/10 – 8	As Desired
Bypass Data Detect.	7/3	1
Set MP1 to Data Detect Output.	7/5 – 4	01
Set Test Mode bits to connect Encode Clock to Status (Pin 13).	7/17 – 15	110
Set Data Modem Mode (MP2 to scrambler Input).	5/20	1
Write to Register 11 as shown in Figure 6 to configure Pin 12.	N/A	N/A

The above sequence is not critical, except that the last two steps must be the setting of bit 5/20, and writing to register 11. Writing to register 11 is shown in Figure 6.

Figure 5. Data Modem Mode Configuration





Figure 6. Entering/Exiting Data Modem Mode



After address 11 is clocked in, the Enable falling edge will cause Pin 12 (Data) to switch to an output, providing the recovered clock. The microprocessor's data pin must be changed to an input prior to this falling edge. This sequence is effective only if bit 5/20 is set to a 1.

During the time that recovered clock is available at Pin 12, the microprocessor port is unavailable for any control functions.

To exit the Data Modem mode, the Enable line is to be taken high and low (the clock is to be stable during this active high pulse). The falling edge will set Pin 12 to be an input, allowing normal use of the microprocessor port. The next step is to set bit 5/20 to a 0. Other register bits can then be set as needed.

To prevent inadvertent incorrect operation of the microprocessor port, bit 5/20 must always be set to 0 when the Data Modem mode is not in use.

Power Supply/Power Saving Modes

The power supply voltage, applied to all V_{CC} pins, can range from 2.7 to 5.5 V. All V_{CC} pins must be within ± 0.5 V of each other, and each must be bypassed. It is recommended a ground plane be used, and all leads to the MC33410 be as short and direct as possible. The supply and ground pins are distributed as follows:

- Pins 18, 27 and 37 are internally connected together, and provide power to the audio amplifiers, filters, CVSD encoder and decoder, and the low frequency (CVSD rate) logic circuits. Pins 21, 30 and 40 are the ground pins for these sections.
- Pin 3 provides power to the R_X PLL section. Pin 5 is the ground pin.
- Pin 7 provides power to the T_X PLL section, and the MPU interface. Pin 5 is the ground pin.
- 4. Pin 42 provides power to the 2nd LO section. Pins 46 and 48 are the ground pins.

To conserve power, various sections can be individually disabled, using bits 5/10–0 (setting a bit to 1 disables the section).

- Reference Oscillator Disable (bit 5/0) The reference oscillator at Pins 14 and 15 is disabled, thereby denying a clock to the three PLLs, the CVSD Encoder, and the switched capacitor filters.
- T_X PLL Disable (bit 5/1) The 13–bit and 7–bit counters, input buffer, phase detector, and modulus control blocks are disabled. The charge pump output at Pin 6 will be in a Hi–Z state.
- R_X PLL Disable (bit 5/2) The 13–bit and 7–bit counters, input buffer, phase detector, and modulus control blocks are disabled. The charge pump output at Pin 4 will be in a Hi–Z state.
- 4. LO2 PLL Disable (bit 5/3) The VCO, 14–bit counter, output buffer, and phase detector are disabled. The charge pump output at Pin 47 will be in a Hi–Z state.
- R_X Data Path Disable (bit 5/4) The data slicer, clock recovery block, descrambler, data detect register, and the status output circuit are disabled. The state of the status line (Pin 13 and bit 5/22) will not change upon disabling this section.
- CVSD Decoder Disable (bit 5/5) The CVSD Decoder and the R_X 1010 Generator are disabled.
- R_X Audio Path Disable (bit 5/6) The anti–aliasing filter, low pass filter, and variable gain stage are disabled.
- 8. Power Amplifier Disable (bit 5/7) The two power amplifiers are disabled. Their outputs will go to a Hi–Z state.
- T_X Audio Path Disable (bit 5/8) Disables the microphone amplifier, low pass filter, and smoothing filter.
- 10. CVSD Encoder Disable (bit 5/9) The CVSD Encoder, Idle Channel detect circuit, the T_X 1010 Generator, the T_X Data register, and the scrambler are disabled.
- Low Battery/Carrier Detect Disable (bit 5/10) The LB/CD circuit is disabled. The output, at bit 5/23 and Pin 16 will be at a logic high.
- 12. Idle Channel Detect Disable (bit 5/18) Powers down the Idle Channel Detect circuit.

Note: The 12-bit reference counter is disabled if the three PLLs are disabled (bits 5/1-3=1).

Table 12. Control Bit Listing (By Register Number)

Register	Bit No.	Power Up Default	Function (when bit = 1 if appropriate)
1	6-0	1000000	Sets the 7-bit T _X A counter for the T _X PLL.
(23 bits total)	19 – 7	100	Sets the 13-bit T _X N counter for the T _X PLL.
	20	0	Sets the T $_X$ phase detector charge pump output current. 0 = $\pm 100~\mu A,$ and 1 = $\pm 400~\mu A.$
	22, 21	00	Sets CVSD Decoder minimum step size per Table 3.
2	6 – 0	1000000	Sets the 7-bit R _X A' counter for the R _X PLL.
(23 bits total)	19 – 7	100	Sets the 13-bit R _X N' counter for the R _X PLL.
	20	0	Sets the R $_X$ phase detector charge pump output current. 0 = $\pm 100~\mu A,$ and 1 = $\pm 400~\mu A.$
	22, 21	00	Sets CVSD Encoder minimum step size per Table 3.
3	13 – 0	100	Sets the 14-bit counter for the 2nd LO.
(24 bits total)	14	0	Sets the LO2 phase detector charge pump output current. 0 = $\pm 100~\mu A$, and 1 = $\pm 400~\mu A$.
	16 – 15	11	Set the CVSD encoder/decoder for the selected clock rate. (Table 2)
	20 – 17	0111	Adjusts the VB reference voltage (\approx 1.5 V) to improve low battery detection accuracy. Total adjustment range is \approx \pm 9%.
	23 – 21	011	Selects the threshold for Low Battery Detection or Carrier Signal Detection. See Table 10.
4	11 – 0	\$800	Sets the 12-bit counter for the PLL Reference Clock.
(24 bits total)	17 – 12	100000	Sets the 6-bit counter for the Switched Capacitor Filter clock.
	23 – 18	100000	Sets the 6-bit counter to set the CVSD Encoder clock rate.
5	0	0	Power down the Reference Oscillator
(24 bits total)	1	0	Power down the T _X PLL.
	2	0	Power down the R _X PLL.
	3	0	Power down the LO2 PLL.
	4	0	Power down the R _X Data Path. Includes Data Slicer, Clock Recovery, Descrambler, Data Detect, and Status circuits.
	5	0	Power down the CVSD Decoder.
	6	0	Power down the $\rm R_{\rm X}$ Audio path (Pin 32 to 30). Includes AALPF, LPF, and Gain Adjust circuits.
	7	0	Power down the Power Amplifiers (Pins 27, 28)
	8	0	Power down the T_X Audio Path (Pin 25 to 22). Includes micro–phone amplifier, LPF, and Smoothing LPF circuits.
	9	0	Power down the CVSD Encoder, Idle Channel Detector, 1010 Generator, T _X Data Register, and Scrambler circuits.
	10	0	Power down the Low Battery/Carrier Detect Circuit.
	14 – 11	0111	Sets the 4-bit counter to set the response delay for the idle channel detect circuit.
	17 – 15	100	Sets the idle channel detect threshold level. See Table 4.
	18	0	Power down the Idle Channel Detect Circuit.
	19	0	Inverts the Data Slicer output.
	20	0	Sets the Data Modem mode of operation.
	21	N/A	Indicates an idle channel condition has been detected (Output). This output is unaffected by bit 7/2.
	22	N/A	The Status Output (same as Pin 13) is read out from this bit.
	23	N/A	The output of the Low Battery/Carrier Detect Circuit is read from this bit.

Table 12. Control Bit Listing (By Register Number) (continued)

Register	Bit No.	Power Up Default	Function (when bit = 1 if appropriate)
6	0	0	Mutes the power amplifiers (Pins 27 to 29).
(16 bits total)	1	0	Mutes the receive speech processing path (Pin 30).
	2	0	Mutes the transmit speech processing path (Pin 22).
	3	0	Selects the R _X 1010 Generator to the CVSD decoder.
	4	0	Selects the T _X 1010 Generator to the scrambler.
	5	0	Sets Carrier Detect Mode vs. Low Battery mode.
	10 – 6	01111	Provides 19 steps, 1.5 dB each (28.5 dB range), of gain adjust in the receive speech audio path (Pins 32 to 30). See Table 8.
	15 – 11	00100	Provides 4 steps of 4.0 dB each, for the remote gain adjust in the transmit speech audio path (Pins 23 to 20).
7 (24 bits total)	0	0	Bypass the Clock Recovery Block (Data slicer output goes directly to the descrambler).
	1	0	Bypass the scrambler and descrambler.
	2	0	Disables the automatic idle channel detect at the CVSD encoder. Bit 5/21 is still active.
	3	0	Bypass the Data Detect block (Descrambler output goes directly to the CVSD Decoder).
	5 – 4	00	Determines the function for Pin 36 (MP1). See Table 6.
	7 – 6	00	Determines the function for Pin 39 (MP2). See Table 7.
	10 – 8	010	Selects one of 8 programmable taps in the scrambler and descrambler. See Table 5.
	11	1	Sets the code word size to be sent out via the T_X Data Register to 24 bits. If this bit is 0, the code word size is 16 bits.
	12	1	Sets the data word size to be sent out via the T_X Data Register to 24 bits. If this bit is 0, the data word size is 16 bits.
	13	0	Sets the FT _X MC and FR _X MC output level to be from ground to V _{CC} . If this bit is 0, the output level is $\pm 100~\mu A$.
	14	0	Disables the CVSD charge compensation circuit.
	17 – 15	000	Test modes for production testing only.
	20 – 18	000	Selects the value of the internal capacitor between Pins 43 to 45, to fine tune the LO2 tank circuit. See Table 9.
	21	0	Sets the polarity of the 2nd LO phase detector charge pump output for an inverting low pass filter/VCO combination.
	22	0	Sets the polarity of the R _X phase detector charge pump output for an inverting low pass filter/VCO combination.
	23	0	Sets the polarity of the T_X phase detector charge pump output for an inverting low pass filter/VCO combination.
8	23 – 0	\$000000	Code word for the T _X Data Register is entered into this register.
9	23 – 0	\$000000	Data word for the T _X Data Register is entered into this register.
10	23 – 0	\$000000	The data word received into the R_X Data Register is read out via the μP port from this register.

Table 13. Control Bit Listing (By Function)

PLL Controls

Register	Bit No.	Power Up Default	Function (when bit = 1 if appropriate)
1	6 – 0	1000000	Sets the 7-bit T _X A counter for the T _X PLL.
1	19 – 7	100	Sets the 13-bit T _X N counter for the T _X PLL.
2	6 – 0	1000000	Sets the 7-bit R _X A' counter for the R _X PLL.
2	19 – 7	100	Sets the 13-bit R _X N' counter for the R _X PLL.
3	13 – 0	100	Sets the 14-bit counter for the 2nd LO.
4	11 – 0	\$800	Sets the 12-bit counter for the PLL Reference Clock.
7	13	0	Sets the FT _X MC and FR _X MC output level to be from ground to V _{CC} . If this bit is 0, the output level is $\pm 100~\mu A$.

PLL Phase Detectors

Register	Bit No.	Power Up Default	Function (when bit = 1 if appropriate)
1	20	0	Sets the T _X phase detector charge pump output current. 0 = $\pm 100~\mu A$, and 1 = $\pm 400~\mu A$.
2	20	0	Sets the R $_X$ phase detector charge pump output current. 0 = $\pm 100~\mu A,$ and 1 = $\pm 400~\mu A.$
3	14	0	Sets the LO2 phase detector charge pump output current. 0 = $\pm 100~\mu A$, and 1 = $\pm 400~\mu A$.
7	20 – 18	000	Selects the value of the internal capacitor between Pins 43 to 45, to fine tune the LO2 tank circuit. See Table 9.
7	21	0	Sets the polarity of the 2nd LO phase detector charge pump output for an inverting low pass filter/VCO combination.
7	22	0	Sets the polarity of the R _X phase detector charge pump output for an inverting low pass filter/VCO combination.
7	23	0	Sets the polarity of the T_X phase detector charge pump output for an inverting low pass filter/VCO combination.

CVSD Controls

Register	Bit No.	Power Up Default	Function (when bit = 1 if appropriate)
1	22, 21	00	Sets CVSD Decoder minimum step size per Table 3.
2	22, 21	00	Sets CVSD Encoder minimum step size per Table 3.
3	16 – 15	11	Set the CVSD encoder/decoder for the selected clock rate. (Table 2)
4	23 – 18	100000	Sets the 6-bit counter to set the CVSD Encoder clock rate.
6	3	0	Selects the R _X 1010 Generator to the CVSD decoder.
6	4	0	Selects the T _X 1010 Generator to the scrambler.
7	14	0	Disables the CVSD charge compensation circuit, which affects idle channel performance.

Idle Channel Detector

Register	Bit No.	Power Up Default	Function (when bit = 1 if appropriate)
5	14 – 11	0111	Sets the 4-bit idle channel counter to set the response delay for the idle channel detect circuit.
5	17 – 15	100	Sets the idle channel detect threshold level. See Table 4.
5	21	N/A	Indicates an idle channel condition has been detected (Output). This output is unaffected by bit 7/2.
7	2	0	Disables the automatic idle channel detect at the CVSD encoder. Bit 5/21 is still active.

Table 13. Control Bit Listing (By Function) (continued)

Data Transmission/Reception

Register	Bit No.	Power Up Default	Function (when bit = 1 if appropriate)
5	19	0	Inverts Data Slicer output.
5	20	0	Sets Data Modem mode.
5	22	N/A	The Status Output (same as Pin 13) is read out from this bit. A logic 1 indicates the Data Detect register has detected a code word.
7	0	0	Bypass the Clock Recovery Block (Data slicer output goes directly to the descrambler).
7	3	0	Bypass the Data Detect block (Descrambler output goes directly to the CVSD Decoder).
7	11	1	Sets the code word size to be sent out via the T_X Data Register to 24 bits. If this bit is 0, the code word size is 16 bits.
7	12	1	Sets the data word size to be sent out via the T _X Data Register to 24 bits. If this bit is 0, the data word size is 16 bits.
8	23 – 0	\$000000	Code word for the T _X Data Register is entered into this register.
9	23 – 0	\$000000	Data word for the T _X Data Register is entered into this register.
10	23 – 0	\$000000	The data word received into the R_X Data Register is read out via the μP port from this register.

Scrambler/Descrambler

Register	Bit No.	Power Up Default	Function (when bit = 1 if appropriate)
7	1	0	Bypass the scrambler and descrambler.
7	10 – 8	010	Selects one of 8 programmable taps in the scrambler and descrambler. See Table 5.

Multi Purpose Pin Control

Register	Bit No.	Power Up Default	Function (when bit = 1 if appropriate)
7	5 – 4	00	Determines the function for Pin 36 (MP1). See Table 6.
7	7 – 6	00	Determines the function for Pin 39 (MP2). See Table 7.

Audio Paths

Register	Bit No.	Power Up Default	Function (when bit = 1 if appropriate)
4	17 – 12	100000	Sets the 6-bit counter for the Switched Capacitor Filter clock.
6	0	0	Mutes the power amplifiers (Pins 27 to 29).
6	1	0	Mutes the receive speech processing path (Pin 30).
6	2	0	Mutes the transmit speech processing path (Pin 22).
6	10 – 6	01111	Provides 19 steps, 1.5 dB each (28.5 dB range), of gain adjust in the receive speech audio path (Pins 32 to 30). See Table 8.
6	15 – 11	00100	Provides 4 steps of 4.0 dB each, of gain adjust in the transmit speech audio path (Pins 23 to 20).

Low Battery/Carrier Detection

Register	Bit No.	Power Up Default	Function (when bit = 1 if appropriate)
3	20 – 17	0111	Adjusts the VB reference voltage (\approx 1.5 V) to improve low battery detection accuracy. Total adjustment range is \approx \pm 9%.
3	23 – 21	011	Selects the threshold for Low Battery Detection or Carrier Signal Detection. See Table 10.
5	23	N/A	The output of the Low Battery/Carrier Detect Circuit is read from this bit.
6	5	0	Sets Carrier Detect Mode vs. Low Battery Mode

Table 13. Control Bit Listing (By Function) (continued)

Power Down Control

Register	Bit No.	Power Up Default	Function (when bit = 1 if appropriate)
5	0	0	Power down the Reference Oscillator
5	1	0	Power down the T _X PLL.
5	2	0	Power down the R _X PLL.
5	3	0	Power down the LO2 PLL.
5	4	0	Power down the R_X Data Path. Includes Data Slicer, Clock Recovery, Descrambler, Data Detect, and Status circuits.
5	5	0	Power down the CVSD Decoder.
5	6	0	Power down the R _X Audio path (Pin 32 to 30). Includes AALPF, LPF, and Gain Adjust circuits.
5	7	0	Power down the Power Amplifiers (Pins 27, 28)
5	8	0	Power down the T _X Audio Path (Pin 25 to 22). Includes micro–phone amplifier, LPF, and Smoothing LPF circuits.
5	9	0	Power down the CVSD Encoder, Idle Channel Detector, 1010 Generator, T _X Data Register, and Scrambler circuits.
5	10	0	Power down the Low Battery/Carrier Detect Circuit.
5	18	0	Power down the Idle Channel Detection Circuit.


Table 14. Register Map

0010 2 CVSD Becoder Minimum Step Size Minimum Step Size Tx PhDet. Curr. Selt. Tx PhDet. Curr. Selt. Tx PhDet. Selt. Curr. Selt. Selt. Curr. Selt. Data Register (Bits 23 - 0) Tx Renote Gain Affairty (Bits 24 - 11) 1000 10 10 10 10	Register Address	Register Number	MSB 23	22	21	20	19	18	17	16	15	14	13	12
2 CVSD Encoder Minimum Step Size Rx PhDet. Curr. Sel. Minimum Step Size Curr. Sel. Minimum Step Size Curr. Sel. Curr. Sel. Sel. CVSD For the Selected Clock Rate Curr. Sel. Curr. Sel. Sel. CVSD For the Selected Clock Rate Curr. Sel. Sel. CVSD For the Selected Clock Rate Curr. Sel. Sel. CVSD For the Selected Clock Rate Curr. Sel. Sel. CVSD For the Selected Clock Rate Curr. Sel. Sel. CVSD For the Selected Clock Rate Curr. Sel. Curr. Sel. Sel. CVSD For the Selected Clock Rate Curr. Selected Clock Rate Curr. Selected Clock Rate Selected Clock Rate Curr. Selected Selected Clock Rate Curr. Selected Clock Rate Curr. Selected Clock Rate Curr. Selected Clock Rate Rate Rate Rate Rate Clock Rate Rate Rate Rate Rate Rate Rate Rate	1000	-		CVSD [Minimum	Jecoder Step Size	Tx PhDet. Curr. Sel.			13 Bi	t Tx N Counter Div	ide Value (Bits 19	-7)		
3 Sets Low Battenty/Carrier Detect 4 Adjust VB Reference Voltage Set CVSD for the Selected Clock Rate LDS Court. 5 LB/CD Status Idle Chan. Data Data Nodem Data Data Data Data Nodem Channel Threshold Level Remote Remote Remote Channel Threshold Level Remote Channel Threshold Level Remote Remote Channel Threshold Level Remote Remote Channel Threshold Level Remote Channel Threshold Level Remote Channel Threshold Level Remote Channel Threshold Level Channel Threshold Level Channel Threshold Level Remote Channel Threshold Level Remote Channel Threshold Level Remote Channel Threshold Level Channel Threshold Clock Remote Channel T	0010	2		CVSD I Minimum	Encoder Step Size	Rx PhDet. Curr. Sel.			13 Bit	: Rx N' Counter Div	ide Value (Bits 19	(7 – 1		
4 6 Bit Enroade Clock Counter Divide Value 5 LB/CD Det. Out Status Output Data Data Modem Node Invert Silver Disable Detector Sets Idle Channel Threshold Level Remote Remote Disable Dis	0011	က	Sets Lo	w Battery/Carrier I Threshold	Detect		Adjust VB Ref	erence Voltage		Set CVS selected C	D for the lock Rate	LO2 PhD Curr. Sel.	14 bit LO2 Counter Divide Value (Bits 13 – 0)	Counter (Bits 13 – 0)
5 LB/CD Det. Output Output Output Modem Modem Modem Slicer Invert Data Register (Bits 23 – 0) Invert Invert Investod Level Mode Slicer Sets Idle Channel Threshold Level Remote Slicer Remote Remote Mode Mode Slicer Remote Remote Mode Slicer Remote Mode Mode Mode Slicer Idle Remote Mode Slicer Idle Remote Mode Slicer Idle Remote Mode Slicer Idle Channel Threshold Level Slicer Idle Remote Mode Slicer Idle Remote Mode Slicer Idle Slicer	0100	4		19	Bit Encode Clock (Sounter Divide Valu	e e			6 Bit Sw	itched Capacitor F	ilter Counter Divic	de Value	
Fig. 17 Phase Rx Phase LO2 Ph. LO2 Ph. LO2 Capacitor Select Production Test Modes & Data Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode Mode	0101	5	LB/CD Det. Out	Status Output	Idle Chan. Output	Data Modem Mode	Invert Data Slicer	ldle Channel Disable	Sets Idle	: Channel Thresho	d Level	4 Bit Idl	4 Bit Idle Channel Counter Delay Value (Bits 14 – 11)	r Delay
7 Tx Phase Detector Polarity LO2 Capacitor Select Detector Polarity LO2 Capacitor Select Detector Polarity LO2 Capacitor Select Detector Polarity Polarity Polarity Polarity Polarity T6 or 24 Bit Code Word for the Tx Data Register (Bits 23 – 0) 9 16 or 24 Bit Data Word for the Tx Data Register (Bits 23 – 0) 16 or 24 Bit Data Word for the Tx Data Register (Bits 23 – 0) 10 16 or 24 Bit Data Word Output from the Rx Data Register (Bits 23 – 0)	0110	9										Remote Gain Ad	ljust (Bits 15 – 11)	
9 10	0111	7	Tx Phase Detector Polarity	Rx Phase Detector Polarity	LO2 Ph. Detector Polarity	דנ	02 Capacitor Sele	ct	Produ	ction Test Modes & Modem Mode	. Data	Idle Charge Disable	FTxMC/ FRxMC Level	Data Word Size (16/24 bit)
9 10	1000	8					16 or 24 Bit	Code Word for the	Tx Data Register ((Bits 23 – 0)				
10	1001	6					16 or 24 Bit	Data Word for the	Tx Data Register (Bits 23 – 0)				
	1010	10					16 or 24 Bit Data	a Word Output from	the Rx Data Regis	ster (Bits 23 – 0)				

Register Address	Register Number	11	10	6	8	7	9	5	4	3	7	1	USB 0
1000	-		13 Bit Tx N Counter Div	unter Divide Value	ride Value (Bits 19 – 7)				7 Bit T;	Bit Tx A Counter Divide Value	Value		
0010	2		13 Bit Rx N' Counter Di		vide Value (Bits 19 – 7)				7 Bit R:	7 Bit Rx A' Counter Divide Value	y Value		
0011	3					14 b	14 bit LO2 Counter Divide Value (Bits 13 – 0)	ide Value (Bits 13	- 0)				
0100	4					_	12 Bit Reference Counter Divide Value	ounter Divide Valu	an an				
0101	5	4 Bit Idle Channel Ctr. Value	LB/CD Detect Disable	CVSD Encoder Disable	Tx Audio Path Disable	Power Amplifier Disable	Rx Audio Path Disable	CVSD Decoder Disable	Rx Data Path Disable	LO2 PLL Disable	Rx PLL Disable	Tx PLL Disable	Ref. Osc. Disable
0110	9	Remote Gain Adj.		Rx Audio Patl	Rx Audio Path Gain Adjust (28.5 dB range)	dB range)		Set CD Mode	Tx 1010 Generator	Rx 1010 Generator	Mute Tx Audio	Mute Rx Audio	Mute Pwr. Amps
0111	7	Code Word Size (16/24 bit)	Scra	Scrambler/Descrambler Tap Selection	er Tap	MP2 Mode (See Table 7)	Mode able 7)	MP1 (See Tr	MP1 Mode (See Table 6)	Bypass Data Detect	Disable Idle Chnl. Detection	Bypass Scrambler/ Descrambler	Bypass Clock Recovery
1000	8					16 or 24 Bit	16 or 24 Bit Code Word for the Tx Data Register (Bits $23-0$)	Tx Data Register	(Bits 23 – 0)				
1001	9					16 or 24 Bit	16 or 24 Bit Data Word for the Tx Data Register (Bits $23-0$)	Tx Data Register ((Bits 23 – 0)				
1010	10					16 or 24 Bit Data	16 or 24 Bit Data Word Output from the Rx Data Register (Bits $23-0)$	the Rx Data Regi:	ster (Bits 23 – 0)				

Note: Shaded areas represent output bits to be read out.

OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and manufacture of the application

Mfax is a trademark of Motorola, Inc.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447

JAPAN: Motorola Japan Ltd.; SPD, Strategic Planning Office, 141, 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan. 81–3–5487–8488

Customer Focus Center: 1-800-521-6274

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 1-602-244-6609

Motorola Fax Back System - US & Canada ONLY 1-800-774-1848

- http://sps.motorola.com/mfax/

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2, Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852–26629298

HOME PAGE: http://motorola.com/sps/



MC33410/D