


## 4-BIT ARITHMETIC LOGIC UNIT

The MC54/74F181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations. It is 40% faster than the Schottky ALU and only consumes 30% as much power.


- Provides 16 Arithmetic Operations, ie, Add, Subtract, Compare, Double, Plus Twelve Other Arithmetic Operations
- Provides all 16 Logic Operations of Two Variables, ie, Exclusive-OR, Compare, AND, NAND, OR, NOR, Plus Ten Other Logic Operations
- Full Lookahead for High-Speed Arithmetic Operation on Long Words

#### **CONNECTION DIAGRAM**



# MC54/74F181


4-BIT ARITHMETIC LOGIC UNIT FAST™ SCHOTTKY TTL




#### **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Max	Unit	
VCC	Supply Voltage	54, 74	4.5	5.0	5.5	V	
TA	Oneseting Ambient Temperature Bongs	54	-55	25	125	°C	
	Operating Ambient Temperature Range	74	0	25	70		
ЮН	Output Current — High	54, 74			-1.0	mA	
VOH	Output Voltage — High A = B output	54, 74			5.5	V	
I <sub>OL</sub>	Output Current — Low	54, 74			20	mA	


## LOGIC SYMBOLS





V<sub>CC</sub> = PIN 24 GND = PIN 12

### **LOGIC DIAGRAM**



#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				Limits						
Symbol	Parameter			Min	Тур	Max	Unit	Test Conditions		
V <sub>IH</sub>	Input HIGH Voltage			2.0			V	Guaranteed Input HIGH Voltage		
V <sub>IL</sub>	Input LOW Voltage					0.8	V	Guaranteed Input LOW Voltage		
V <sub>IK</sub>	Input Clamp Diode Voltage					-1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN	
ЮН	Output Current — HIGH					250	μΑ	V <sub>OH</sub> = 5.5 V	V <sub>CC</sub> = MIN, A = B	
V	Output HIGH Voltage		54, 74	2.5	3.4		V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.5 V	
VOH			74	2.7	3.4		V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.75 V	
VOL	Output LOW Voltage				0.35	0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN	
1	Input HIGH Current					20	μΑ	V <sub>IN</sub> = 2.7 V V <sub>IN</sub> = 7.0 V	\/ NAAY	
¹IH						100	μΑ		V <sub>CC</sub> = MAX	
	Input LOW Current	M Input				-0.6	mA			
l		A and B Inputs				-1.8	mA	V 0.5.V	V <sub>CC</sub> = MAX	
¹IL		S <sub>0-3</sub> Inputs				-2.4	mA	$V_{1N} = 0.5 V$		
		C <sub>n</sub> Input				-3.0	mA	1		
los	Output Short Circuit Current (Note 2)					-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX	
Icc	Power Supply Current				43	65	mA	V <sub>CC</sub> = MAX		

#### NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

#### **FUNCTIONAL DESCRIPTION**

The F181 is a 4-bit high-speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs ( $S_0-S_3$ ) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active-HIGH or active-LOW operands. The Function Table lists these operations.

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the  $C_{n+4}$  output, or for carry lookahead between packages using the signals P (Carry Propagate) and  $\overline{G}$  (Carry Generate). In the Add mode,  $\overline{P}$  indicates that  $\overline{F}$  is 15 or more, while  $\overline{G}$  indicates that  $\overline{F}$  is 16 or more. In the Subtract mode,  $\overline{P}$  indicates that  $\overline{F}$  is zero or less, while  $\overline{G}$  indicates that  $\overline{F}$  is less than zero.  $\overline{P}$  and  $\overline{G}$  are not affected by carry in. When speed requirements are not stringent, it can be used in a simple Ripple Carry mode by connecting the Carry output  $(C_{n+4})$ signal to the Carry input (Cn) of the next unit. For high-speed operation the device is used in conjunction with a carry lookahead circuit. One carry lookahead package is required for each group of four F181 devices. Carry lookahead can be provided at various levels and offers high-speed capability over extremely long word lengths.

The A = B output from the device goes HIGH when all four  $\overline{F}$  outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the Subtract mode. The A = B output is open collector and can be wired-AND with other A = B outputs to give a comparison for more than four bits. The A = B signal can be used with the  $C_{n+4}$  signal to indicate A > B and A < B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active-LOW inputs producing active-LOW outputs or with active-HIGH inputs producing active-HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

### **AC CHARACTERISTICS**

		54/74F			54F	74F			
	Parameter	T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0 V C <sub>L</sub> = 50 pF		T <sub>A</sub> = -55 to +125°C V <sub>CC</sub> = 5.0 V ±10% C <sub>L</sub> = 50 pF		$T_A = 0 \text{ to } +70^{\circ}\text{C}$ $V_{CC} = 5.0 \text{ V} \pm 10\%$ $C_L = 50 \text{ pF}$			
Symbol	Path	Mode	Min	Max	Min	Max	Min	Max	Unit
<sup>t</sup> PLH <sup>t</sup> PHL	C <sub>n</sub> to C <sub>n+4</sub>		3.0 3.0	8.5 8.0	3.0 3.0	10.5 10	3.0 3.0	9.5 9.0	ns
<sup>t</sup> PLH <sup>t</sup> PHL	A or B to C <sub>n + 4</sub>	Sum	5.0 5.0	13 12	5.0 5.0	15 14	5.0 5.0	14 13	ns
<sup>t</sup> PLH <sup>t</sup> PHL	A or B to C <sub>n + 4</sub>	Dif	5.0 5.0	14 13	5.0 5.0	16 15	5.0 5.0	15 14	ns
tPLH tPHL	C <sub>n</sub> to F	Any	3.0 3.0	8.5 8.5	3.0 3.0	10.5 10.5	3.0 3.0	9.5 9.5	ns
<sup>t</sup> PLH <sup>t</sup> PHL	Ā or B̄ to Ḡ	Sum	3.0 3.0	7.5 7.5	3.0 3.0	9.5 9.5	3.0 3.0	8.5 8.5	ns
<sup>t</sup> PLH <sup>t</sup> PHL	A or B to G	Dif	3.0 3.0	8.5 9.5	3.0 3.0	10.5 11.5	3.0 3.0	9.5 10.5	ns
<sup>t</sup> PLH <sup>t</sup> PHL	A or B to P	Sum	3.0 3.0	7.0 7.5	3.0 3.0	9.0 9.5	3.0 3.0	8.0 8.5	ns
<sup>t</sup> PLH <sup>t</sup> PHL	A or B to P	Dif	4.0 3.5	7.5 8.5	4.0 3.5	9.5 10.5	4.0 3.5	8.5 9.5	ns
<sup>t</sup> PLH <sup>t</sup> PHL	A <sub>i</sub> or B <sub>i</sub> to F <sub>i</sub>	Sum	3.0 3.0	9.0 10	3.0 3.0	11 11	3.0 3.0	10 10	ns
tPLH tPHL	A <sub>i</sub> or B <sub>i</sub> to F <sub>i</sub>	Dif	3.0 3.0	11 11	3.0 3.0	13 13	3.0 3.0	12 12	ns
tPLH tPHL	Any A or B to Any F	Sum	4.0 4.0	10.5 10	4.0 4.0	12.5 12	4.0 4.0	11.5 11	ns
<sup>t</sup> PLH <sup>t</sup> PHL	Any A or B to Any F	Dif	4.5 4.5	12 12	4.5 4.5	14 14	4.5 4.5	13 13	ns
<sup>t</sup> PLH <sup>t</sup> PHL	A or B to F	Logic	4.0 4.0	9.0 10	4.0 4.0	11 12	4.0 4.0	10 11	ns
<sup>t</sup> PLH <sup>t</sup> PHL	A or B to A = B	Dif	11 7.0	27 12.5	11 7.0	31 14.5	11 7.0	29 13.5	ns

### **FUNCTION TABLE**

Mode Select Inputs			ct		ve-LOW Operands & F <sub>n</sub> Outputs	Active-HIGH Operands & F <sub>n</sub> Outputs		
S <sub>3</sub>	s <sub>2</sub>	s <sub>1</sub>	s <sub>0</sub>	Logic (M = H)	Arithmetic** (M = L) (C <sub>n</sub> = L)	Logic (M = H)	Arithmetic** (M = L) (C <sub>n</sub> = H)	
L L L	L L L	L H H	L H L H	A AB A + B Logic 1	A minus 1 AB minus 1 AB minus 1 minus 1	A + B AB Logic 0	A A + B A + $\overline{B}$ minus 1	
L L L	H H H	L L H	L H L H		A plus $(A + \overline{B})$ AB plus $(A + \overline{B})$ A minus B minus 1 $A + \overline{B}$	AB B A⊕B AB	A plus $A\overline{B}$ (A + B) plus $A\overline{B}$ A minus B minus 1 $A\overline{B}$ minus 1	
H H H	L L L	L L H	L H L H	ĀB A⊕B B A+B	A plus (A + B) A plus B AB plus (A + B) A + B	$\overline{A} + B$ $\overline{A \oplus B}$ $B$ $AB$	A plus AB A plus B (A + $\overline{B}$ ) plus AB AB minus 1	
H H H	H H H	L L H	L H L H	Logic 0 AB AB A	A plus A* AB plus A AB minus A A	Logic 1 A + <del>B</del> A + B A	A plus A* $(A + B) plus A$ $(A + \overline{B}) plus A$ A minus 1	

<sup>\*</sup>Each bit is shifted to the next more significant position.

H = HIGH Voltage Level L = LOW Voltage Level

<sup>\*\*</sup>Arithmetic operations expressed in 2s complement notation.