Dual J-K Flip-Flop with Reset

High-Performance Silicon-Gate CMOS


The MC74HC73A is identical in pinout to the LS73. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

Each flip-flop is negative-edge clocked and has an active-low asynchronous reset.

The MC74HC73A is identical in function to the HC107, but has a different pinout.

Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the JEDEC Standard No. 7.0 A Requirements
- Chip Complexity: 92 FETs or 23 Equivalent Gates
- These are Pb-Free Devices



PIN ASSIGNMENT

| CLOCK 1 | 1 ● | 14 | J1 |
|-----------------|-----|----|------|
| RESET 1 | 2 | 13 | Q1 |
| K1 [| 3 | 12 | Q1 |
| V _{CC} | 4 | 11 | GND |
| CLOCK 2 | 5 | 10 |] K2 |
| RESET 2 | 6 | 9 | Q2 |
| J2 [| 7 | 8 | Q2 |
| 1 | | | J |




ON Semiconductor®

http://onsemi.com


MARKING DIAGRAMS







SOIC-14 D SUFFIX CASE 751A





TSSOP-14 DT SUFFIX CASE 948G



A = Assembly Location WL, L = Wafer Lot

YY, Y = Year
WW, W = Work Week
G or = = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

FUNCTION TABLE

| | Input | Out | puts | | |
|-------|---------------|-----|------|-------|-------|
| Reset | Clock | J | Κ | Q | Q |
| L | Х | Χ | Χ | L | Н |
| H | \sim | L | L | No Cl | nange |
| Н | \sim | L | Н | L | Н |
| H | $\overline{}$ | Н | L | Н | L |
| Н | ~ | Н | Н | Tog | ggle |
| Н | L | Χ | Х | No Cl | nange |
| H | Н | Χ | Х | No Cl | nange |
| Н | _ | Χ | Х | No CI | nange |

MAXIMUM RATINGS*

| Symbol | Parameter | Value | Unit |
|------------------|--|--------------------------------|------|
| V _{CC} | DC Supply Voltage (Referenced to GND) | - 0.5 to + 7.0 | V |
| V _{in} | DC Input Voltage (Referenced to GND) | - 1.5 to V _{CC} + 1.5 | V |
| V _{out} | DC Output Voltage (Referenced to GND) | -0.5 to V_{CC} + 0.5 | V |
| I _{in} | DC Input Current, per Pin | ± 20 | mA |
| l _{out} | DC Output Current, per Pin | ± 25 | mA |
| I _{CC} | DC Supply Current, V _{CC} and GND Pins | ± 50 | mA |
| P _D | Power Dissipation in Still Air Plastic DIP† SOIC Package† | 750 500 | mW |
| T _{stg} | Storage Temperature | - 65 to + 150 | °C |
| TL | Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) | 260 | °C |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
|------------------------------------|--|------|--------------------|------|
| V _{CC} | DC Supply Voltage (Referenced to GND) | 2.0 | 6.0 | ٧ |
| V _{in} , V _{out} | DC Input Voltage, Output Voltage (Referenced to GNI | 0) | V _{CC} | V |
| T _A | Operating Temperature, All Package Types | - 55 | + 125 | °C |
| t _r , t _f | Input Rise and Fall Time $V_{CC} = 2.0$ (Figure 1) $V_{CC} = 4.5$ $V_{CC} = 6.0$ | V 0 | 1000 500 400 | ns |

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| | | | | Guaranteed Limit | | | |
|-----------------|---|--|----------------------|--------------------|--------------------|--------------------|------|
| Symbol | Parameter | Test Conditions | V _{CC} V | – 55 to 25°C | ≤ 85°C | ≤ 125°C | Unit |
| V _{IH} | Minimum High-Level Input Voltage | V_{out} = 0.1 V or V_{CC} – 0.1 V $ I_{out} \le 20 \mu A$ | 2.0 4.5 6.0 | 1.5 3.15 4.2 | 1.5 3.15 4.2 | 1.5 3.15 4.2 | V |
| V _{IL} | Maximum Low-Level Input Voltage | V_{out} = 0.1 V or V_{CC} – 0.1 V $ I_{out} \le 20 \mu A$ | 2.0 4.5 6.0 | 0.3 0.9 1.2 | 0.3 0.9 1.2 | 0.3 0.9 1.2 | V |
| V _{OH} | Minimum High-Level Output Voltage | $V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \ \mu\text{A}$ | 2.0 4.5 6.0 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | V |
| | | $V_{in} = V_{IH} \text{ or } V_{IL} \qquad I_{out} \le 4.0 \text{ mA} $ $ I_{out} \le 5.2 \text{ mA}$ | 4.5 6.0 | 3.98 5.48 | 3.84 5.34 | 3.70 5.20 | |
| V _{OL} | Maximum Low-Level Output Voltage | $V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \mu\text{A}$ | 2.0 4.5 6.0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V |
| | | $V_{in} = V_{IH} \text{ or } V_{IL} $ $ I_{out} \le 4.0 \text{ mA}$ $ I_{out} \le 5.2 \text{ mA}$ | 4.5 6.0 | 0.26 0.26 | 0.33 0.33 | 0.40 0.40 | |
| l _{in} | Maximum Input Leakage Current | V _{in} = V _{CC} or GND | 6.0 | ± 0.1 | ± 1.0 | ± 1.0 | μΑ |
| I _{CC} | Maximum Quiescent Supply Current (per Package) | $V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$ | 6.0 | 4 | 40 | 80 | μΑ |

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: – 10 mW/°C from 65° to 125°C SOIC Package: – 7 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, Input $t_{\rm f}$ = $t_{\rm f}$ = 6 ns)

| | | | Guaranteed Limit | | | |
|--|--|----------------------|------------------|-----------------|-----------------|------|
| Symbol | Parameter | v _{cc} v | – 55 to 25°C | ≤ 85 °C | ≤ 125°C | Unit |
| f _{max} | Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4) | 2.0 4.5 6.0 | 6.0 30 35 | 4.8 24 28 | 4.0 20 24 | MHz |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Clock to Q or Q (Figures 1 and 4) | 2.0 4.5 6.0 | 125 25 21 | 155 31 26 | 190 38 32 | ns |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Reset to Q or Q (Figures 2 and 4) | 2.0 4.5 6.0 | 155 31 26 | 195 39 33 | 235 47 40 | ns |
| t _{TLH} , t _{THL} | Maximum Output Transition Time, Any Output (Figures 1 and 4) | 2.0 4.5 6.0 | 75 15 13 | 95 19 16 | 110 22 19 | ns |
| C _{in} | Maximum Input Capacitance | _ | 10 | 10 | 10 | pF |

| | | Typical @ 25°C, V _{CC} = 5.0 V | |
|----------|--|---|----|
| C_{PD} | Power Dissipation Capacitance (Per Flip-Flop)* | 35 | pF |

^{*}Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

TIMING REQUIREMENTS (Input $t_r = t_f = 6 \text{ ns}$)

| | | | Gu | Guaranteed Limit | | |
|---------------------------------|---|-------------------|--------------------|--------------------|--------------------|------|
| Symbol | Parameter | V _{CC} | – 55 to 25°C | ≤ 85 °C | ≤ 125°C | Unit |
| t _{su} | Minimum Setup Time, J or K to Clock (Figure 3) | 2.0 4.5 6.0 | 100 20 17 | 125 25 21 | 150 30 26 | ns |
| t _h | Minimum Hold Time, Clock to J or K (Figure 3) | 2.0 4.5 6.0 | 3 3 3 | 3 3 3 | 3 3 3 | ns |
| t _{rec} | Minimum Recovery Time, Reset Inactive to Clock (Figure 2) | 2.0 4.5 6.0 | 100 20 17 | 125 25 21 | 150 30 26 | ns |
| t _w | Minimum Pulse Width, Clock (Figure 1) | 2.0 4.5 6.0 | 80 16 14 | 100 20 17 | 120 24 20 | ns |
| t _w | Minimum Pulse Width, Reset (Figure 2) | 2.0 4.5 6.0 | 80 16 14 | 100 20 17 | 120 24 20 | ns |
| t _r , t _f | Maximum Input Rise and Fall Times (Figure 1) | 2.0 4.5 6.0 | 1000 500 400 | 1000 500 400 | 1000 500 400 | ns |

SWITCHING WAVEFORMS




Figure 1.




Figure 2.






Figure 3.



*Includes all probe and jig capacitance

Figure 4.

EXPANDED LOGIC DIAGRAM




ORDERING INFORMATION

| Device | Package | Shipping [†] |
|----------------|----------------------|-----------------------|
| MC74HC73ANG | PDIP-14 (Pb-Free) | 25 Units / Rail |
| MC74HC73ADG | SOIC-14 (Pb-Free) | 55 Units / Rail |
| MC74HC73ADR2G | SOIC-14 (Pb-Free) | 2500 / Tape & Reel |
| MC74HC73ADTR2G | TSSOP-14* | · |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*This package is inherently Pb-Free.

PACKAGE DIMENSIONS

PDIP-14 CASE 646-06 **ISSUE P**




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
 5. ROUNDED CORNERS OPTIONAL.

| | INC | HES | MILLIN | IETERS |
|-----|-------|-------|--------|--------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 0.715 | 0.770 | 18.16 | 19.56 |
| В | 0.240 | 0.260 | 6.10 | 6.60 |
| С | 0.145 | 0.185 | 3.69 | 4.69 |
| D | 0.015 | 0.021 | 0.38 | 0.53 |
| F | 0.040 | 0.070 | 1.02 | 1.78 |
| G | 0.100 | BSC | 2.54 | BSC |
| Н | 0.052 | 0.095 | 1.32 | 2.41 |
| J | 0.008 | 0.015 | 0.20 | 0.38 |
| K | 0.115 | 0.135 | 2.92 | 3.43 |
| L | 0.290 | 0.310 | 7.37 | 7.87 |
| М | | 10 ° | | 10 ° |
| N | 0.015 | 0.039 | 0.38 | 1.01 |

PACKAGE DIMENSIONS

SOIC-14 CASE 751A-03 **ISSUE H**



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- PER SIDE.
 5. DIMENSION D DOES NOT INCLUDE
 DAMBAR PROTRUSION. ALLOWABLE
 DAMBAR PROTRUSION SHALL BE 0.127
 (0.005) TOTAL IN EXCESS OF THE D
 DIMENSION AT MAXIMUM MATERIAL
 CONDITION.

| | MILLIMETERS | | INC | HES |
|-----|-------------|------|-------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 8.55 | 8.75 | 0.337 | 0.344 |
| В | 3.80 | 4.00 | 0.150 | 0.157 |
| С | 1.35 | 1.75 | 0.054 | 0.068 |
| D | 0.35 | 0.49 | 0.014 | 0.019 |
| F | 0.40 | 1.25 | 0.016 | 0.049 |
| G | 1.27 BSC | | 0.050 | BSC |
| J | 0.19 | 0.25 | 0.008 | 0.009 |
| K | 0.10 | 0.25 | 0.004 | 0.009 |
| М | 0 ° | 7° | 0 ° | 7 ° |
| P | 5.80 | 6.20 | 0.228 | 0.244 |
| R | 0.25 | 0.50 | 0.010 | 0.019 |

SOLDERING FOOTPRINT*




DIMENSIONS: MILLIMETERS

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

TSSOP-14 CASE 948G-01 **ISSUE B**




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER

 - 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K (0.003) TOTAL IN EXCESS OF THE K
 DIMENSION AT MAXIMUM MATERIAL
 - CONDITION.
 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 7. DIMENSION A AND B ARE TO BE

| DETE | RMINE | AT DA | | ANE -W | |
|------|--------|--------|-----------|-------------------|--|
| | MILLIN | IETERS | INCHES | | |
| DIM | MIN | MAX | MIN | MAX | |
| Α | 4.90 | 5.10 | 0.193 | 0.200 | |
| В | 4.30 | 4.50 | 0.169 | 0.177 | |
| С | | 1.20 | | 0.047 | |
| D | 0.05 | 0.15 | 0.002 | 0.006 | |
| F | 0.50 | 0.75 | 0.020 | 0.030 | |
| G | 0.65 | BSC | 0.026 BSC | | |
| Н | 0.50 | 0.60 | 0.020 | 0.024 | |
| J | 0.09 | 0.20 | 0.004 | 0.008 | |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 | |
| K | 0.19 | 0.30 | 0.007 | 0.012 | |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 | |
| L | 6.40 | BSC | 0.252 BSC | | |
| М | 0° | 8 ° | 0° | 8 ° | |

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative