# 256K x 32 Bit Fast Static RAM Module

The MCM32257B is an 8M bit static random access memory module organized as 262,144 words of 32 bits. The module is a 64–lead zig–zag in–line package (ZIP) of eight MCM6229 fast static RAMs packaged in 28–lead SOJ packages and mounted on a printed circuit board along with eight decoupling capacitors.

The MCM6229 is a high–performance CMOS fast static RAM organized as 262,144 words of 4 bits, fabricated using high–performance silicon–gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

The MCM32257B is equipped with output enable ( $\overline{G}$ ) and four separate byte enable ( $\overline{E1} - \overline{E4}$ ) inputs, allowing for greater system flexibility. The  $\overline{G}$  input, when high, will force the outputs to high impedance. Ex high will do the same for byte x.

PD0 and PD1 are reserved for density identification. PD0 and PD1 are connected to ground. These pins can be used to identify the density of the memory module.

- Single 5 V ± 10% Power Supply
- Fast Access Time: 15/20/25 ns
- Three–State Outputs
- Fully TTL Compatible
- JEDEC Standard Pinout
- Power Requirement: 960/880/840 mA Maximum, Active AC
- High Board Density ZIP Package
- Byte Operation: Four Separate Chip Enables, One for Each Byte (Eight Bits)
- High Quality Four–Layer FR4 PWB with Separate Internal Power and Ground Planes
- Incorporates Motorola's State-of-the-Art Fast Static RAMs

PIN NAMES							
A0 – A17 Address Inputs							
W Write Enable							
G Output Enable							
E1 – E4 Byte Enables							
DQ0 – DQ31 Data Input/Output							
V <sub>CC</sub> · · · · · · · · · · · · · · · · · ·							
V <sub>SS</sub> Ground							
PD0 – PD1 Package Density							

For proper operation of the device,  $\mathsf{V}_{\ensuremath{SS}}$  must be connected to ground.


# MCM32257B

#### PIN ASSIGNMENT TOP VIEW 64 LEAD ZIP — CASE 871–01

PD0	П2	1	V <sub>SS</sub>
DQ0	П4	3]	PD1
DQ1	П6	5	DQ8
DQ2	П8	7]	DQ9
DQ3	Ц П 10	9]	DQ10
Vcc	12	11	DQ11
A1	Ц 14	13	A0
A3	16	15	A2
A5	18	17	A4
DQ4	20	19	DQ12
DQ5	22	21	DQ13
DQ6	24	23	DQ14
DQ7	26	25	DQ15
W	28	27	VSS
A7	Ī 30	29	A6
E1	32	31	E2
	1		
		33	E4
E3	34	35	A8
A9	36	37 1	G
V <sub>SS</sub>	38	39	DQ24
DQ16		41	DQ25
DQ17	42	43	DQ26
DQ18		45 T	DQ27
DQ19	46	47 []	A10
A11	48	49 T	A12
A13	50	51 []	A14
A15	U 52	53	VCC
A16	54	55	A17
DQ20		57	DQ28
DQ21		59 []	DQ29
DQ22	60	61 D	DQ30
DQ23	62	63	DQ31
VSS	64		



## FUNCTIONAL BLOCK DIAGRAM 256K x 32 MEMORY MODULE



### **TRUTH TABLE**

Ex	G	W	Mode	V <sub>CC</sub> Current	Output	Cycle
Н	Х	Х	Not Selected	I <sub>SB1</sub> or I <sub>SB2</sub>	High–Z	—
L	Н	н	Read	Read I <sub>CCA</sub> High–Z		—
L	L	Н	Read	ICCA	D <sub>out</sub>	Read Cycle
L	Х	L	Write	ICCA	D <sub>in</sub>	Write Cycle

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to  $V_{SS} = 0 V$ )

· · · · · · · · · · · · · · · · · · ·	-		
Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	- 0.5 to 7.0	V
Voltage Relative to V <sub>SS</sub>	V <sub>in</sub> , V <sub>out</sub>	– 0.5 to V <sub>CC</sub> + 0.5	V
Output Current (per I/O)	l <sub>out</sub>	± 30	mA
Power Dissipation	PD	8.8	W
Temperature Under Bias	T <sub>bias</sub>	– 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperatrue	T <sub>stg</sub>	– 25 to + 125	°C

The devices on this module contain circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedance circuits.

These CMOS memory circuits have been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The module is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

## DC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V  $\pm$  10%, T<sub>A</sub> = 0 to + 70°C, Unless Otherwise Noted)

### RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V<sub>SS</sub> = 0 V)

Parameter	Symbol	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	VCC	4.5	5.5	V
Input High Voltage	VIH	2.2	V <sub>CC</sub> +0.3*	V
Input Low Voltage	VIL	- 0.5**	0.8	V

 $^*$  VIH (max) = V\_{CC} + 0.3 V dc; VIH (max) = V\_{CC} + 2 V ac (pulse width  $\leq$  20 ns)  $^{**}$  VIL (min) = – 3.0 V ac (pulse width  $\leq$  20 ns)

## **DC CHARACTERISTICS**

Parameter	Symbol	Min	Max	Unit	
Input Leakage Current (All Inputs, $V_{in} = 0$ to $V_{CC}$ )		l <sub>lkg</sub> (l)	—	± 8	μA
Output Leakage Current ( $\overline{G}$ , $\overline{Ex} = V_{IH}$ , $V_{out} = 0$ to $V_{CC}$ )	l <sub>lkg</sub> (O)	—	± 8	μΑ	
AC Active Supply Current ( $\overline{G}$ , $\overline{Ex} = V_{IL}$ , $I_{Out} = 0$ mA, Cycle time $\ge t_{AVAV}$ min)	MCM32257B–15: t <sub>AVAV</sub> = 15 ns MCM32257B–20: t <sub>AVAV</sub> = 20 ns MCM32257B–25: t <sub>AVAV</sub> = 25 ns	ICCA		960 880 840	mA
AC Standby Current ( $\overline{Ex} = V_{IH}$ , Cycle time $\ge t_{AVAV}$ min)		I <sub>SB1</sub>	—	320	mA
CMOS Standby Current ( $\overline{Ex} \ge V_{CC} - 0.2$ V, All Inputs $\ge V_{CC}$	$CC - 0.2 \text{ V or} \le 0.2 \text{ V}$	I <sub>SB2</sub>	—	40	mA
Output Low Voltage (I <sub>OL</sub> = + 8.0 mA)	VOL	—	0.4	V	
Output High Voltage (I <sub>OH</sub> = - 4.0 mA)		VOH	2.4	—	V

NOTE: Good decoupling of the local power supply should always be used.

## CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T<sub>A</sub> = 25°C, Periodically Sampled Rather Than 100% Tested)

	Characteristic					
Input Capacitance	(All pins except DQ0 – DQ31 and $\overline{E1} - \overline{E4}$ ) ( $\overline{E1} - \overline{E4}$ )	C <sub>in</sub>	48 14	pF		
Input/Output Capacitance	(DQ0 – DQ31)	Cout	9	pF		

## AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V  $\pm$  10%, T<sub>A</sub> = 0 to + 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level	1.5 V
Output Timing Reference Level	1.5 V
Input Pulse Levels 0 to	3.0 V

#### READ CYCLE TIMING (See Notes 1 and 2)

		MCM322	257B–15	MCM32257B-20 MCM32257B-25					
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tAVAV	15	—	20	—	25	—	ns	3
Address Access Time	<sup>t</sup> AVQV	—	15	—	20	—	25	ns	
Enable Access Time	<sup>t</sup> ELQV	—	15	—	20	—	25	ns	
Output Enable Access Time	<sup>t</sup> GLQV	—	8	—	9	_	10	ns	
Output Hold from Address Change	<sup>t</sup> AXQX	5	—	5	—	5	—	ns	
Enable Low to Output Active	<sup>t</sup> ELQX	5	—	5	—	5	—	ns	4,5,6
Output Enable to Output Active	<sup>t</sup> GLQX	0	—	0	—	0	—	ns	4,5,6
Enable High to Output High–Z	<sup>t</sup> EHQZ	0	6	0	7	0	8	ns	4,5,6
Output Enable High to Output High–Z	<sup>t</sup> GHQZ	0	6	0	7	0	8	ns	4,5,6
Power Up Time	<sup>t</sup> ELICCH	0	—	0	—	0	—	ns	
Power Down Time	<sup>t</sup> EHICCL	—	15	—	20	—	25	ns	

NOTES:

1.  $\overline{W}$  is high for read cycle.

2.  $\overline{E1} - \overline{E4}$  are represented by  $\overline{E}$  in these timing specifications, any combination of  $\overline{Ex}$ s may be asserted.

3. All read cycle timing is referenced from the last valid address to the first transitioning address.


4. At any given voltage and temperature, t<sub>EHQZ</sub> max is less than t<sub>ELQX</sub> min, and t<sub>GHQZ</sub> max is less than t<sub>GLQX</sub> min, both for a given device and from device to device.

5. Transition is measured  $\pm\,500$  mV from steady–state voltage with load of Figure 1B.

6. This parameter is sampled and not 100% tested.

7. Device is continuously selected ( $\overline{E} = V_{IL}$ ,  $\overline{G} = V_{IL}$ ). See Read Cycle 1.







#### TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

## READ CYCLE 1 (See Note 7 Above)







NOTE: Addresses valid prior to or coincident with  $\overline{E}$  going low.

## WRITE CYCLE 1 ( $\overline{W}$ Controlled, See Notes 1 and 2)

		MCM322	ICM32257B-15 MCM32257B-20 MCM32257B-25		MCM32257B-20		257B-25		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	t <sub>AVAV</sub>	15	_	20		25		ns	3
Address Setup Time	<sup>t</sup> AVWL	0	_	0		0		ns	
Address Valid to End of Write	<sup>t</sup> AVWH	12	_	15		17		ns	
Write Pulse Width	<sup>t</sup> WLWH, <sup>t</sup> WLEH	12	_	15	_	17	_	ns	
Data Valid to End of Write	<sup>t</sup> DVWH	7	_	8		10		ns	
Data Hold Time	<sup>t</sup> WHDX	0	_	0		0	—	ns	
Write Low to Data High–Z	tWLQZ	0	6	0	7	0	8	ns	4,5,6
Write High to Output Active	<sup>t</sup> WHQX	5	_	5		5		ns	4,5,6
Write Recovery Time	tWHAX	0	_	0	_	0		ns	

NOTES:

1. A write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low.

2.  $\overline{E1} - \overline{E4}$  are represented by  $\overline{E}$  in these timing specifications, any combination of  $\overline{Ex}$ s may be asserted.  $\overline{G}$  is a don't care when  $\overline{W}$  is low.


3. All write cycle timing is referenced from the last valid address to the first transitioning address.

4. Transition is measured  $\pm\,500$  mV from steady–state voltage with load of Figure 1B.

5. This parameter is sampled and not 100% tested.

6. At any given voltage and temperature, t<sub>WLQZ</sub> max is less than t<sub>WHQX</sub> min both for a given device and from device to device.

## WRITE CYCLE 1



## WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)

		MCM32	257B–15	MCM32257B-20		MCM32257B-20 MCM32257B-25		257B–25		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes	
Write Cycle Time	<sup>t</sup> AVAV	15	—	20	—	25	—	ns	3	
Address Setup Time	<sup>t</sup> AVEL	0	—	0	—	0	—	ns		
Address Valid to End of Write	<sup>t</sup> AVEH	12	—	15	—	17	—	ns		
Enable to End of Write	<sup>t</sup> ELEH	10	—	12	—	15	—	ns	4,5	
Enable to End of Write	<sup>t</sup> ELWH	10	—	12	—	15	—	ns		
Write Pulse Width	tWLEH	10	—	12	—	15	—	ns		
Data Valid to End of Write	<sup>t</sup> DVEH	7	—	8	—	10	—	ns		
Data Hold Time	<sup>t</sup> EHDX	0	—	0	—	0	—	ns		
Write Recovery Time	<sup>t</sup> EHAX	0	—	0	—	0	—	ns		

NOTES:


1. A write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low.

2.  $\overline{E1} - \overline{E4}$  are represented by  $\overline{E}$  in these timing specifications, any combination of  $\overline{Exs}$  may be asserted.  $\overline{G}$  is a don't care when  $\overline{W}$  is low.

3. All write cycle timing is referenced from the last valid address to the first transitioning address.

4. If  $\overline{E}$  goes low coincident with or after  $\overline{W}$  goes low, the output will remain in a high impedance condition.


5. If  $\overline{E}$  goes high coincident with or before  $\overline{W}$  goes high, the output will remain in a high impedance condition.



## WRITE CYCLE 2

#### PACKAGE DIMENSIONS

64 LEAD **ZIP PACKAGE** CASE 871-01



NOTES 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	3.640	3.660	92.46	92.96	
В	_	0.550	_	13.97	
С	_	0.370	-	9.40	
D	0.015	0.025	0.38	0.64	
E	0.035	0.055	0.89	1.40	
F	0.040	0.055	1.02	1.40	
G	0.050	BSC	1.27	BSC	
н	0.100	BSC	2.54	BSC	
J	0.008	0.014	0.20	0.36	
K	0.120	0.160	3.05	4.06	
L	3.345	3.355	84.96	85.22	
N	0.010	0.055	0.25	1.40	
Р	0.045	0.055	1.14	1.40	
R	0.135	0.165	3.43	4.19	
S	-	0.100	-	2.54	
U	1.550	REF	39.37 REF		
V	0.250	REF	6.35	REF	
w	-	0.345	—	8.76	
Х	-	0.150	—	3.81	

MCM32257B/D

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and 🤚 are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

 $\Diamond$ 

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

