MCM6706BR


Product Preview 32K x 8 Bit Static Random Access Memory

The MCM6706BR is a 262,144 bit static random access memory organized as 32,768 words of 8 bits. Static design eliminates the need for external clocks or timing strobes.

Output enable (\overline{G}) is a special control feature that provides increased system flexibility and eliminates bus contention problems.

The MCM6706BR meets JEDEC standards and is available in a revolutionary pinout 300 mil, 32–lead surface–mount SOJ package.

- Single 5.0 V ± 10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- All Inputs and Outputs Are TTL Compatible
- Three State Outputs
- Fast Access Times: MCM6706BR-6 = 6 ns
 - MCM6706BR-7 = 7 ns
 - MCM6706BR-8 = 8 ns
- Center Power and I/O Pins for Reduced Noise





| PIN | ASSIGN | ME | NT |
|-------------------|--------|----|-------------------|
| A [| 1• | 32 | лс |
| АЦ | 2 | 31 | D A |
| A D | 3 | 30 | |
| ΑC | 4 | 29 | |
| Ē | 5 | 28 |] G |
| DQ [| 6 | 27 |] DQ |
| DQ [| 7 | 26 |] DQ |
| V _{CC} [| 8 | 25 | □ v _{ss} |
| ∨ss [| 9 | 24 | □ vcc |
| DQ [| 10 | 23 | DQ |
| DQ [| 11 | 22 | DQ |
| WC | 12 | 21 | D A |
| ΑC | 13 | 20 | ΓA |
| АŪ | 14 | 19 | D A |
| АŪ | 15 | 18 | ΠA |
| АŪ | 16 | 17 | р ис |
| - | | | - |

| PIN NAMES | | | | | | | | | | |
|--|--|--|--|--|--|--|--|--|--|--|
| <u>A</u> Address <u>W</u> Write Enable <u>E</u> Chip Enable GChip Enable DQ Data Input/Output VCC + 5 V Power Supply VSS Ground NC No Connection | | | | | | | | | | |

This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.



TRUTH TABLE

| E | G | w | Mode | I/O Pin | Cycle |
|---|---|---|--------------|------------------|-------------|
| Н | Х | Х | Not Selected | High–Z | — |
| L | Н | н | Read | High–Z | — |
| L | L | н | Read | D _{out} | Read Cycle |
| L | Х | L | Write | D _{in} | Write Cycle |

ABSOLUTE MAXIMUM RATINGS (See Note)

| | , | | |
|--|------------------------------------|--------------------------------|------|
| Rating | Symbol | Value | Unit |
| Power Supply Voltage | VCC | – 0.5 to + 7.0 | V |
| Voltage Relative to V_{SS} for Any Pin Except V_{CC} | V _{in} , V _{out} | – 0.5 to V _{CC} + 0.5 | V |
| Output Current | l _{out} | ± 30 | mA |
| Power Dissipation | PD | 2.0 | W |
| Temperature Under Bias | T _{bias} | – 10 to + 85 | °C |
| Operating Temperature | TA | 0 to + 70 | °C |
| Storage Temperature — Plastic | T _{stg} | – 55 to + 125 | °C |

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Min | Тур | Max | Unit |
|--|--------|---------|-----|------------------------|------|
| Supply Voltage (Operating Voltage Range) | VCC | 4.5 | 5.0 | 5.5 | V |
| Input High Voltage | VIH | 2.2 | _ | V _{CC} + 0.3* | V |
| Input Low Voltage | VIL | - 0.5** | _ | 0.8 | V |

 $^{*}V_{IH}$ (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2.0 V ac (pulse width \leq 2.0 ns) or I \leq 30.0 mA.

** VIL (min) = -0.5 V dc @ 30.0 mA; VIL (min) = -2.0 V ac (pulse width ≤ 2.0 ns) or I ≤ 30.0 mA.

DC CHARACTERISTICS

| Parameter | Symbol | Min | Max | Unit |
|--|----------------------|-----|-------|------|
| Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC}) | l _{lkg(l)} | — | ± 1.0 | μΑ |
| Output Leakage Current (E = V_{IH} or G = V_{IH} , V_{out} = 0 to V_{CC}) | l _{lkg} (O) | — | ± 1.0 | μΑ |
| Output High Voltage (I _{OH} = - 4.0 mA) | VOH | 2.4 | _ | V |
| Output Low Voltage (I _{OL} = + 8.0 mA) | VOL | — | 0.4 | V |

POWER SUPPLY CURRENTS

| Parameter | Symbol | -6 | -7 | -8 | Unit | Notes |
|--|------------------|-----|-----|-----|------|---------|
| AC Active Supply Current ($I_{out} = 0 \text{ mA}, V_{CC} = \text{max}, f = f_{max}$) | ICCA | 215 | 205 | 195 | mA | 1, 2, 3 |
| AC Standby Current (E = V _{IH} , V _{CC} = max, f = f _{max}) | ISB1 | 95 | 85 | 75 | mA | 1, 2, 3 |
| $ \begin{array}{l} C\underline{M}OS \mbox{ Standby Current (V}_{CC} = max, f = 0 MHz, \\ E \geq V_{CC} - 0.2 V, V_{in} \leq V_{SS}, or \geq V_{CC} - 0.2 V) \end{array} $ | I _{SB2} | 20 | 20 | 20 | mA | |

NOTES:

1. Reference AC Operating Conditions and Characteristics for input and timing (V_{IH}/V_{IL}, t_r/t_f, pulse level 0 to 3.0 V, V_{IH} = 3.0 V).

2. All addresses transition simultaneously low (LSB) and then high (MSB).

3. Data states are all zero.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

| Parameter | Symbol | Max | Unit |
|---|-----------------|-----|------|
| Address Input Capacitance | C _{in} | 5 | pF |
| Control Pin Input Capacitance (E, G, W) | C _{in} | 6 | pF |
| I/O Capacitance | Cout | 6 | pF |

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

| Input Timing Measurement Reference Level 1.5 | V |
|--|----|
| Input Pulse Levels 0 to 3.0 | V |
| Input Rise/Fall Time 2 r | IS |

READ CYCLE (See Notes 1 and 2)

| | | 6706BR-6 | | R–6 6706BR–7 | | R–7 6706BR–8 | | | |
|-------------------------------------|-------------------|----------|-----|--------------|-----|--------------|-----|------|---------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Unit | Notes |
| Read Cycle Time | t _{AVAV} | 6 | — | 7 | _ | 8 | _ | ns | 3 |
| Address Access Time | ^t AVQV | — | 6 | — | 7 | — | 8 | ns | |
| Chip Enable Access Time | ^t ELQV | — | 6 | — | 7 | — | 8 | ns | |
| Output Enable Access Time | ^t GLQV | — | 4 | — | 4 | — | 4 | ns | |
| Output Hold from Address Change | ^t AXQX | 3 | — | 3 | _ | 3 | _ | ns | |
| Chip Enable Low to Output Active | ^t ELQX | 3 | — | 3 | _ | 3 | _ | ns | 4 ,5, 6 |
| Chip Enable High to Output High–Z | ^t EHQZ | — | 3 | — | 3.5 | — | 3.5 | ns | 4, 5, 6 |
| Output Enable Low to Output Active | ^t GLQX | 0 | — | 0 | | 0 | _ | ns | 4, 5, 6 |
| Output Enable High to Output High–Z | ^t GHQZ | _ | 3 | — | 3.5 | — | 3.5 | ns | 4, 5, 6 |

NOTES:

1. W is high for read cycle.

- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All read cycle timing is referenced from the last valid address to the first transitioning address.
- 4. At any given voltage and temperature, t_{EHQZ} max < t_{ELQX} min, and t_{GHQZ} max < t_{GLQX} min, both for a given device and from device to device.
- 5. Transition is measured 200 mV from steady-state voltage with load of Figure 1b.
- 6. This parameter is sampled and not 100% tested.
- 7. Device is continuously selected (E = V_{IL} , <u>G</u> = V_{IL}).
- 8. Addresses valid prior to or coincident with E going low.





Figure 1. AC Test Loads


TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time. On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

READ CYCLE 1 (See Note 7)







WRITE CYCLE 1 (\overline{W} Controlled, See Notes 1 and 2)

| | | 6706 | BR–6 | 6706BR-7 67 | | 6706 | 6706BR-8 | | |
|--------------------------------|---|------|------|-------------|-----|------|----------|------|---------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Unit | Notes |
| Write Cycle Time | ^t AVAV | 6 | — | 7 | — | 8 | — | ns | 3 |
| Address Setup Time | ^t AVWL | 0 | — | 0 | — | 0 | — | ns | |
| Address Valid to End of Write | ^t AVWH | 6 | — | 7 | — | 8 | — | ns | |
| Write Pulse Width | ^t WLWH [,] ^t WLEH | 6 | _ | 7 | _ | 8 | _ | ns | |
| Data Valid to End of Write | ^t DVWH | 3 | — | 3.5 | — | 3.5 | — | ns | |
| Data Hold Time | ^t WHDX | 0 | — | 0 | — | 0 | — | ns | |
| Write Low to Data High–Z | tWLQZ | — | 3.5 | _ | 3.5 | — | 3.5 | ns | 4, 5, 6 |
| Write High to Output Active | tWHQX | 3 | _ | 3 | _ | 3 | _ | ns | 4, 5, 6 |
| Write Recovery Time | tWHAX | 0 | — | 0 | — | 0 | — | ns | |

NOTES:

1. A write occurs during the overlap of E low and W low.

2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.


3. All write cycle timings are referenced from the last valid address to the first transitioning address.

4. Transition is measured 200 mV from steady-state voltage with load of Figure 1b.

5. Parameter is sampled and not 100% tested.

6. At any given voltage and temperature, t_{WLQZ} max is < t_{WHQX} min both for a given device and from device to device.

WRITE CYCLE 1



WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)

| | | 6706BR-6 | | -6 6706BR-7 | | ′ 6706BR–8 | | | |
|-------------------------------|---|----------|-----|-------------|-----|------------|-----|------|-------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Unit | Notes |
| Write Cycle Time | t _{AVAV} | 6 | _ | 7 | | 8 | — | ns | 3 |
| Address Setup Time | ^t AVEL | 0 | _ | 0 | | 0 | — | ns | |
| Address Valid to End of Write | ^t AVEH | 6 | _ | 7 | | 8 | — | ns | |
| Chip Enable to End of Write | ^t ELWH [,] ^t ELEH | 5 | — | 6 | _ | 6 | — | ns | 4,5 |
| Data Valid to End of Write | ^t DVEH | 3 | _ | 3.5 | _ | 3.5 | — | ns | |
| Data Hold Time | ^t EHDX | 0 | _ | 0 | _ | 0 | _ | ns | |
| Write Recovery Time | ^t EHAX | 0 | _ | 0 | I | 0 | — | ns | |

NOTES:


1. A write occurs during the overlap of E low and W low.

2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.

3. All_write cycle timing is referenced from the last valid address to the first transitioning address.


4. If <u>E</u> goes low coincident with or after W goes low, the output will remain in a high impedance condition.

5. If E goes high coincident with or before W goes high, the output will remain in a high impedance condition.



WRITE CYCLE 2

32–LEAD 300 MIL SOJ CASE 857-02



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M. 1982.
- CONTROLLING DIMENSION: INCH. DATUM PLANE -X- LOCATED AT TOP OF MOLD 3. PARTING LINE AND COINCIDENT WITH TOP OF LEAD, WHERE LEAD EXITS BODY.
- TO BE DETERMINED AT PLANE -X-TO BE DETERMINED AT PLANE -T-
- 5. DIMENSION A & B DO NOT INCLUDE MOLD 6.
- PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- 857-01 IS OBSOLETE, NEW STANDARD 857-02. 7

| | MILLIMETERS | | INCHES | |
|-----|-------------|-------|-----------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 20.83 | 21.08 | 0.820 | 0.830 |
| В | 7.50 | 7.74 | 0.295 | 0.305 |
| С | 3.26 | 3.75 | 0.128 | 0.148 |
| D | 0.41 | 0.50 | 0.016 | 0.020 |
| E | 2.24 | 2.48 | 0.088 | 0.098 |
| F | 0.67 | 0.81 | 0.026 | 0.032 |
| G | 1.27 BSC | | 0.050 BSC | |
| K | 0.89 | 1.14 | 0.035 | 0.045 |
| L | 0.64 BSC | | 0.025 BSC | |
| N | 0.76 | 1.14 | 0.030 | 0.045 |
| Р | 8.38 | 8.64 | 0.330 | 0.340 |
| R | 6.60 | 6.86 | 0.260 | 0.270 |
| S | 0.77 | 1.01 | 0.030 | 0.040 |

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303-675-2140 or 1-800-441-2447 JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan. 81-3-5487-8488

Mfax is a trademark of Motorola, Inc.

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 - US & Canada ONLY 1-800-774-1848 INTERNET: http://motorola.com/sps

 \Diamond

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

