# MFRC522

## Contactless Reader IC

**Rev. 3.2 — 22 May 2007**
112132

## 1. Introduction

This document describes the functionality of the contactless reader/writer MFRC522. It includes the functional and electrical specifications.

## 2. General description

The MFRC522 is a highly integrated reader/writer for contactless communication at 13.56 MHz. The MFRC522 reader supports ISO 14443A / MIFARE® mode.

The MFRC522's internal transmitter part is able to drive a reader/writer antenna designed to communicate with ISO/IEC 14443A/MIFARE® cards and transponders without additional active circuitry. The receiver part provides a robust and efficient implementation of a demodulation and decoding circuitry for signals from ISO/IEC 14443A/MIFARE® compatible cards and transponders. The digital part handles the complete ISO/IEC 14443A framing and error detection (Parity & CRC).The MFRC522 supports MIFARE®Classic (e.g. MIFARE® Standard) products. The MFRC522 supports contactless communication using MIFARE® higher transfer speeds up to 848 kbit/s in both directions.

Various host interfaces are implemented:

- SPI interface
- serial UART (similar to RS232 with voltage levels according pad voltage supply)
- I$^2$C interface.

## 3. Features

- Highly integrated analog circuitry to demodulate and decode responses
- Buffered output drivers to connect an antenna with minimum number of external components
- Supports ISO/IEC 14443A / MIFARE®
- Typical operating distance in Reader/Writer mode for communication to a ISO/IEC 14443A / MIFARE® up to 50 mm depending on the antenna size and tuning
- Supports MIFARE® Classic encryption in Reader/Writer mode
- Supports ISO/IEC 14443A higher transfer speed communication up to 848 kbit/s
- Support of the MFIN / MFOUT
- Additional power supply to directly supply the smart card IC connected via MFIN / MFOUT
- Supported host interfaces

◆ SPI interface up to 10 Mbit/s

◆ $I^2C$ interface up to 400 kbit/s in Fast mode, up to 3400 kbit/s in High-speed mode

◆ serial UART in different transfer speeds up to 1228.8 kbit/s, framing according to the RS232 interface with voltage levels according pad voltage supply

■ Comfortable 64 byte send and receive FIFO-buffer

■ Flexible interrupt modes

■ Hard reset with low power function

■ Power-down mode per software

■ Programmable timer

■ Internal oscillator to connect 27.12 MHz quartz

■ 2.5 - 3.3 V power supply

■ CRC Co-processor

■ Free programmable I/O pins

■ Internal self test

# 4. Quick reference data

**Table 1.** **Quick reference data**

| Symbol | Parameter | Conditions | | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|---|
| $AV_{DD}$ | Supply Voltage | $AV_{SS} = DV_{SS} = PV_{SS} = TV_{SS} = 0$ V, $PV_{DD} \leq AV_{DD} = DV_{DD} = TV_{DD}$ | [1][2] | 2.5 | - | 3.6 | V |
| $DV_{DD}$ | | | [1][2] | | | | |
| $TV_{DD}$ | | | [1][2] | | | | |
| $PV_{DD}$ | Pad power supply | $AV_{SS} = DV_{SS} = PV_{SS} = TV_{SS} = 0$ V, $PV_{DD} \leq AV_{DD} = DV_{DD} = TV_{DD}$ | [3] | 1.6 | - | 3.6 | V |
| $SV_{DD}$ | MFIN/MFOUT Pad Power Supply | $AV_{SS} = DV_{SS} = PV_{SS} = TV_{SS} = 0$ V, | | 1.6 | - | 3.6 | V |
| $I_{HPD}$ | Hard Power-down Current | $AV_{DD} = DV_{DD} = TV_{DD} = PV_{DD} = 3$ V, $N_{RESET} = $ LOW | [4] | - | - | 5 | μA |
| $I_{SPD}$ | Soft Power-down Current | $AV_{DD} = DV_{DD} = TV_{DD} = PV_{DD} = 3$ V, RF level detector on | [4] | - | - | 10 | μA |
| $I_{DVDD}$ | Digital Supply Current | $DV_{DD} = 3$ V | | - | 6.5 | 9 | mA |
| $I_{AVDD}$ | Analog Supply Current | $AV_{DD} = 3$ V, bit RCVOff = 0 | | - | 7 | 10 | mA |
| $I_{AVDD,RCVOFF}$ | Analog Supply Current, receiver switched off | $AV_{DD} = 3$ V, bit RCVOff = 1 | | - | 3 | 5 | mA |
| $I_{PVDD}$ | Pad Supply Current | | [2] | - | - | 40 | mA |
| $I_{TVDD}$ | Transmitter Supply Current | Continuous Wave | [1][3][8] | - | 60 | 100 | mA |
| $T_{amb}$ | operating ambient temperature | | | -25 | | +85 | °C |

[1] Supply voltage below 3 V reduces the performance (e.g. the achievable operating distance).

[2] $AV_{DD}$, $DV_{DD}$ and $TV_{DD}$ shall always be on the same voltage level.

[3] $PV_{DD}$ shall always be on the same or lower voltage level than $DV_{DD}$.

[4] $I_{TVDD}$ depends on $TV_{DD}$ and the external circuitry connected to Tx1 and Tx2.

[5] $I_{PVDD}$ depends on the overall load at the digital pins.

[6] During operation with a typical circuitry the overall current is below 100 mA.

[7] $I_{SPD}$ and $I_{HPD}$ are the total currents over all supplies.

[8] Typical value using a complementary driver configuration and an antenna matched to 40 Ω between TX1 and TX2 at 13.56 MHz

# 5. Ordering information

**Table 2: Ordering information**

| Type number | Package | | | |
|---|---|---|---|---|
| | **Name** | **Description** | | **Version** |
| MFRC52201HN1/TRAYB (delivered in 1 Tray) | HVQFN32 | see Package Outline in Figure 33 "Package outline package version (HVQFN32)" | | SOT617-1 |
| | | see Packing Information in Figure 34 "Packing Information 1 Tray" | | |
| MFRC52201HN1/TRAYBM (delivered in 5 Tray) | HVQFN32 | see Package Outline in Figure 33 "Package outline package version (HVQFN32)" | | SOT617-1 |
| | | see Packing Information in Figure 35 "Packing Information 5Tray" | | |

# 6. Block diagram

The Analog interface handles the modulation and demodulation of the analog signals.

The contactless UART handles the protocol requirements for the communication schemes in co-operation with the host. The comfortable FIFO buffer allows a fast and convenient data transfer from the host to the contactless UART and vice versa.

Various host interfaces are implemented to fulfil different customer requirements.



**Fig 1. Simplified MFRC522 Block diagram**

**Fig 2.   MFRC522 Block diagram**

# 7. Pinning information

## 7.1 Pinning



**Fig 3.** Pinning configuration HVQFN32 (SOT617-1).

## 7.2 Pin description

**Table 3: Pin description**

| Symbol | Pin | Type | Description |
|---|---|---|---|
| I²C | 1 | I | **I2C enable**[2] |
| PVDD | 2 | PWR | **Pad power supply** |
| DVDD | 3 | PWR | **Digital Power Supply** |
| DVSS | 4 | PWR | **Digital Ground**[1] |
| PVSS | 5 | PWR | **Pad power supply ground** |
| NRSTPD | 6 | I | **Not Reset and Power-down:** When LOW, internal current sinks are switched off, the oscillator is inhibited, and the input pads are disconnected from the outside world. With a positive edge on this pin the internal reset phase starts. |
| MFIN | 7 | I | **Mifare Signal Input** |
| MFOUT | 8 | O | **Mifare Signal Output** |
| SVDD | 9 | PWR | **MFIN / MFOUT Pad Power Supply**: provides power to for the MFIN / MFOUT pads |
| TVSS | 10, 14 | PWR | **Transmitter Ground:** supplies the output stage of TX1 and TX2 |

**Table 3:** **Pin description** *…continued*

| Symbol | Pin | Type | Description |
|---|---|---|---|
| TX1 | 11 | O | **Transmitter 1:** delivers the modulated 13.56 MHz energy carrier |
| TVDD | 12 | PWR | **Transmitter Power Supply:** supplies the output stage of TX1 and TX2 |
| TX2 | 13 | O | **Transmitter 2:** delivers the modulated 13.56 MHz energy carrier |
| TVSS | 10, 14 | PWR | **Transmitter Ground:** supplies the output stage of TX1 and TX2 |
| AVDD | 15 | PWR | **Analog Power Supply** |
| VMID | 16 | PWR | **Internal Reference Voltage:** This pin delivers the internal reference voltage. |
| RX | 17 | I | **Receiver Input.** Pin for the received RF signal. |
| AVSS | 18 | PWR | **Analog Ground** |
| AUX1 | 19 | O | **Auxiliary Outputs:** These pins are used for testing. |
| AUX2 | 20 | O | |
| OSCIN | 21 | I | **Crystal Oscillator Input:** input to the inverting amplifier of the oscillator. This pin is also the input for an externally generated clock ($f_{osc}$ = 27.12 MHz). |
| OSCOUT | 22 | O | **Crystal Oscillator Output:** Output of the inverting amplifier of the oscillator. |
| IRQ | 23 | O | **Interrupt Request:** output to signal an interrupt event |
| SDA | 24 | I | **Serial Data Line**[2] |
| D1 | 25 | I/O | **Data Pins for different interfaces** (test port, I2IC, SPI, UART)[2] |
| D2 | 26 | I/O | |
| D3 | 27 | I/O | |
| D4 | 28 | I/O | |
| D5 | 29 | I/O | |
| D6 | 30 | I/O | |
| D7 | 31 | I/O | |
| EA | 32 | I | **External Address:** This Pin is used for coding I2C Address[2] |

[1]  Connection of heat sink pad on package buttom side is not necessary. Optional connection to DVSS is possible.

[2]  The pin functionality for the interfaces is explained in Section 10 "DIGITAL Interfaces".

# 8. Functional description

MFRC522 transmission module supports the Reader/Writer mode for ISO/IEC 14443A/MIFARE® with different transfer speeds and modulation schemes.



**Fig 4.    MFRC522 Reader/Writer mode.**

The following diagram Figure 5 "ISO/IEC 14443A/MIFARE® Reader/Writer mode communication diagram." describes the communication on a physical level.



**Fig 5.    ISO/IEC 14443A/MIFARE® Reader/Writer mode communication diagram.**

The communication overview in Table 4 "Communication overview for ISO/IEC 14443A/MIFARE® reader/writer" describes the physical parameters.

**Table 4:    Communication overview for ISO/IEC 14443A/MIFARE® reader/writer**

| Communication direction | | ISO/IEC 14443A/ MIFARE® | | | |
|---|---|---|---|---|---|
| | transfer speed | 106 kbit/s | 212 kbit/s | 424 kbit/s | 848 kbit/s |
| Reader → Card (send data from the MFRC522 to a card) | Modulation on reader side | 100% ASK | 100% ASK | 100% ASK | 100% ASK |
| | bit coding | Modified Miller coding | Modified Miller coding | Modified Miller coding | Modified Miller coding |
| | Bitlength | (128/13.56) µs | (64/13.56) µs | (32/13.56) µs | (16/13.56) µs |

**Table 4:** **Communication overview for ISO/IEC 14443A/MIFARE® reader/writer** …continued

| Communication direction | ISO/IEC 14443A/ MIFARE® | | | | |
|---|---|---|---|---|---|
| | transfer speed | 106 kbit/s | 212 kbit/s | 424 kbit/s | 848 kbit/s |
| Card → Reader (MFRC522 receives data from a card) | modulation on card side | subcarrier load modulation | subcarrier load modulation | subcarrier load modulation | subcarrier load modulation |
| | subcarrier frequency | 13.56 MHz/16 | 13.56MHz/16 | 13.56MHz/16 | 13.56MHz/16 |
| | bit coding | Manchester coding | BPSK | BPSK | BPSK |

The contactless UART of MFRC522 and a dedicated external host are required to handle the complete MIFARE® / ISO/IEC 14443A / MIFARE® protocol. The following Figure 6 "Data Coding and framing according to ISO/IEC 14443A." shows the Data Coding and framing according to ISO/IEC 14443A / MIFARE®.



**Fig 6.** **Data Coding and framing according to ISO/IEC 14443A.**

The internal CRC co-processor calculates the CRC value according to the definitions given in the ISO/IEC 14443A part 3 and handles parity generation internally according to the transfer speed. Automatic parity generation can be switched off by bit *ParityDisable* in register *0x1D ManualRCVReg*.

# 9. MFRC522 Register SET

## 9.1 MFRC522 Registers Overview

**Table 5:** **MFRC522 Registers Overview**

| Addr (hex) | Register Name | Function |
|---|---|---|
| **Page 0: Command and Status** | | |
| 0 | Reserved | Reserved for future use |
| 1 | CommandReg | Starts and stops command execution |
| 2 | ComlEnReg | Controls bits to enable and disable the passing of Interrupt Requests |
| 3 | DivlEnReg | Controls bits to enable and disable the passing of Interrupt Requests |
| 4 | ComIrqReg | Contains Interrupt Request bits |
| 5 | DivIrqReg | Contains Interrupt Request bits |
| 6 | ErrorReg | Error bits showing the error status of the last command executed |
| 7 | Status1Reg | Contains status bits for communication |
| 8 | Status2Reg | Contains status bits of the receiver and transmitter |
| 9 | FIFODataReg | In- and output of 64 byte FIFO buffer |
| A | FIFOLevelReg | Indicates the number of bytes stored in the FIFO |
| B | WaterLevelReg | Defines the level for FIFO under- and overflow warning |
| C | ControlReg | Contains miscellaneous Control Registers |
| D | BitFramingReg | Adjustments for bit oriented frames |
| E | CollReg | Bit position of the first bit collision detected on the RF-interface |
| F | Reserved | Reserved for future use |
| **Page 1: Command** | | |
| 0 | Reserved | Reserved for future use |
| 1 | ModeReg | Defines general modes for transmitting and receiving |
| 2 | TxModeReg | Defines the transmission data rate and framing |
| 3 | RxModeReg | Defines the receive data rate and framing |
| 4 | TxControlReg | Controls the logical behavior of the antenna driver pins TX1 and TX2 |
| 5 | TxASKReg | Controls the setting of the TX modulation |
| 6 | TxSelReg | Selects the internal sources for the antenna driver |
| 7 | RxSelReg | Selects internal receiver settings |
| 8 | RxThresholdReg | Selects thresholds for the bit decoder |
| 9 | DemodReg | Defines demodulator settings |
| A | Reserved | Reserved for future use |
| B | Reserved | Reserved for future use |
| C | MfTxReg | Controls some MIFARE® communication transmit parameters |
| D | MfRxReg | Controls some MIFARE® communication receive parameters |
| E | Reserved | Reserved for future use |
| F | SerialSpeedReg | Selects the speed of the serial UART interface |
| **Page 2: CFG** | | |
| 0 | Reserved | Reserved for future use |

112132

**Product data sheet** **Rev. 3.2 — 22 May 2007** 11 of 109

**Table 5:** **MFRC522 Registers Overview** *...continued*

| Addr (hex) | Register Name | Function |
|---|---|---|
| 1 | CRCResultReg | Shows the actual MSB and LSB values of the CRC calculation |
| 2 | | |
| 3 | Reserved | Reserved for future use |
| 4 | ModWidthReg | Controls the setting of the ModWidth |
| 5 | Reserved | Reserved for future use |
| 6 | RFCfgReg | Configures the receiver gain |
| 7 | GsNReg | Selects the conductance of the antenna driver pins TX1 and TX2 for modulation |
| 8 | CWGsPReg | |
| 9 | ModGsPReg | |
| A | TModeReg | Defines settings for the internal timer |
| B | TPrescalerReg | |
| C | TReloadReg | Describes the 16 bit timer reload value |
| D | | |
| E | TCounterValReg | Shows the 16 bit actual timer value |
| F | | |
| **Page 3: TestRegister** | | |
| 0 | Reserved | Reserved for future use |
| 1 | TestSel1Reg | General test signal configuration |
| 2 | TestSel2Reg | General test signal configuration and PRBS control |
| 3 | TestPinEnReg | Enables pin output driver on D1-D7 |
| 4 | TestPinValueReg | Defines the values for D1 - D7 when it is used as I/O bus |
| 5 | TestBusReg | Shows the status of the internal testbus |
| 6 | AutoTestReg | Controls the digital selftest |
| 7 | VersionReg | Shows the version |
| 8 | AnalogTestReg | Controls the pins AUX1 and AUX2 |
| 9 | TestDAC1Reg | Defines the test value for the TestDAC1 |
| A | TestDAC2Reg | Defines the test value for the TestDAC2 |
| B | TestADCReg | Shows the actual value of ADC I and Q |
| C-F | Reserved | Reserved for production tests |

112132

**Product data sheet** **Rev. 3.2 — 22 May 2007** **12 of 109**

### 9.1.1 Register Bit Behavior

Depending on the functionality of a register, the access conditions to the register can vary. In principle bits with same behavior are grouped in common registers. In Table 6 the access conditions are described.

**Table 6:** **Behavior of Register Bits and its Designation**

| Abbreviation | Behavior | Description |
|---|---|---|
| r/w | read and write | These bits can be written and read by the μ-Controller. Since they are used only for control means, there content is not influenced by internal state machines, e.g. the *ComIEnReg*-Register may be written and read by the μ-Controller. It will also be read by internal state machines, but never changed by them. |
| dy | dynamic | These bits can be written and read by the μ-Controller. Nevertheless, they may also be written automatically by internal state machines, e.g. the Command-Register changes its value automatically after the execution of the actual command. |
| r | read only | These register bits hold values which are determined by internal states only, e.g. the *CRCReady* bit can not be written from external but shows internal states. |
| w | write only | Reading these register bits returns always ZERO. |
| RFU | - | These registers are reserved for future use and shall not be changed. In case of a write access, it is recommended to write always the value "0". |
| RFT | - | These register bits are reserved for future use or production test and shall not be changed. |

## 9.2 Register Description

### 9.2.1 Page 0: Command and Status

#### 9.2.1.1 Reserved

Functionality is reserved for further use.

**Table 7:** **Reserved register (address 00h); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | - | | | | | | | |
| Access Rights | RFU | | | | | | | |

**Table 8:** **Description of Reserved register bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 0 | - | Reserved for future use. |

#### 9.2.1.2 CommandReg

Starts and stops command execution.

**Table 9:** **CommandReg register (address 01h); reset value: 20h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | - | | RcvOff | Power Down | Command | | | |
| Access Rights | RFU | | r/w | dy | dy | | | |

**Table 10:** **Description of CommandReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 6 | - | Reserved for future use. |
| 5 | RcvOff | Set to logic 1, the analog part of the receiver is switched off. |
| 4 | PowerDown | Set to logic 1, Soft Power-down mode is entered.<br>Set to logic 0, the MFRC522 starts the wake up procedure. During this procedure this bit still shows a logic 1. A logic 0 indicates that the MFRC522 is ready for operations; see Section 16.2 "Soft Power-down".<br>**Remark:** The bit PowerDown cannot be set, when the command SoftReset has been activated. |
| 3 to 0 | Command | Activates a command according to the Command Code. Reading this register shows which command is actually executed (see Section 18.3 "MFRC522 Commands Overview"). |

### 9.2.1.3 CommIEnReg

Control bits to enable and disable the passing of interrupt requests.

**Table 11:** **CommIEnReg register (address 02h); reset value: 80h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | IRqInv | TxIEn | RxIEn | IdleIEn | HiAlertIEn | LoAlertIEn | ErrIEn | TimerIEn |
| Access Rights | r/w | r/w | r/w | r/w | r/w | r/w | r/w | r/w |

**Table 12:** **Description of CommIEnReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 | IRqInv | Set to logic 1, the signal on pin IRQ is inverted with respect to bit *IRq* in the register *Status1Reg*.<br>Set to logic 0, the signal on pin IRQ is equal to bit *IRq*. In combination with bit *IRqPushPull* in register *DivIEnReg*, the default value of logic 1 ensures, that the output level on pin IRQ is tristate. |
| 6 | TxIEn | Allows the transmitter interrupt request (indicated by bit *TxIRq*) to be propagated to pin IRQ. |
| 5 | RxIEn | Allows the receiver interrupt request (indicated by bit *RxIRq*) to be propagated to pin IRQ. |
| 4 | IdleIEn | Allows the idle interrupt request (indicated by bit *IdleIRq*) to be propagated to pin IRQ. |
| 3 | HiAlertIEn | Allows the high alert interrupt request (indicated by bit *HiAlertIRq*) to be propagated to pin IRQ. |

**Table 12:    Description of CommIEnReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 2 | LoAlertIEn | Allows the low alert interrupt request (indicated by bit *LoAlertIRq*) to be propagated to pin IRQ. |
| 1 | ErrIEn | Allows the error interrupt request (indicated by bit *ErrIRq*) to be propagated to pin IRQ. |
| 0 | TimerIEn | Allows the timer interrupt request (indicated by bit *TimerIRq*) to be propagated to pin IRQ. |

#### 9.2.1.4 DivIEnReg

Control bits to enable and disable the passing of interrupt requests.

**Table 13:    DivIEnReg register (address 03h); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | IRQPushPull | - | | MfinActIEn | - | CRCIEn | - | |
| Access Rights | r/w | RFU | | r/w | RFU | r/w | RFU | |

**Table 14:    Description of DivIEnReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 | IRQPushPull | Set to logic 1, the pin IRQ works as standard CMOS output pad. Set to logic 0, the pin IRQ works as open drain output pad. |
| 6 to 5 | - | Reserved for future use. |
| 4 | MfinActIEn | Allows the MFIN active interrupt request to be propagated to pin IRQ. |
| 3 | - | Reserved for future use. |
| 2 | CRCIEn | Allows the CRC interrupt request (indicated by bit *CRCIRq*) to be propagated to pin IRQ. |
| 1 to 0 | - | Reserved for future use. |

#### 9.2.1.5 CommIRqReg

Contains Interrupt Request bits.

**Table 15:    CommIRqReg register (address 04h); reset value: 14h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | Set1 | TxIRq | RxIRq | IdleIRq | HiAlertIRq | LoAlertIRq | ErrIRq | TimerIRq |
| Access Rights | w | dy | dy | dy | dy | dy | dy | dy |

**Table 16:    Description of CommIRqReg bits**
*All bits in the register CommIRqReg shall be cleared by software.*

| Bit | Symbol | Description |
|---|---|---|
| 7 | Set1 | Set to logic 1, *Set1* defines that the marked bits in the register *CommIRqReg* are set. Set to logic 0, *Set1* defines, that the marked bits in the register *CommIRqReg* are cleared. |
| 6 | TxIRq | Set to logic 1 immediately after the last bit of the transmitted data was sent out. |
| 5 | RxIRq | Set to logic 1 when the receiver detects the end of a valid data stream. If the bit *RxNoErr* in register *RxModeReg* is set to logic 1, Bit *RxIRq* is only set to logic 1 when data bytes are available in the FIFO. |
| 4 | IdleIRq | Set to logic 1, when a command terminates by itself e.g. when the *CommandReg* changes its value from any command to the Idle Command. If an unknown command is started, the *CommandReg* changes its content to the idle state and the bit *IdleIRq* is set. Starting the Idle Command by the μ-Controller does not set bit *IdleIRq*. |
| 3 | HiAlertIRq | Set to logic 1, when bit *HiAlert* in register *Status1Reg* is set. In opposition to *HiAlert*, *HiAlertIRq* stores this event and can only be reset as indicated by bit *Set1*. |

**Table 16:    Description of CommIRqReg bits** *…continued*
*All bits in the register CommIRqReg shall be cleared by software.*

| Bit | Symbol | Description |
|---|---|---|
| 2 | LoAlertIRq | Set to logic 1, when bit *LoAlert* in register *Status1Reg* is set. In opposition to *LoAlert*, *LoAlertIRq* stores this event and can only be reset as indicated by bit *Set1*. |
| 1 | ErrIRq | Set to logic 1 if any error bit in the *ErrorReg* Register is set. |
| 0 | TimerIRq | Set to logic 1 when the timer decrements the *TimerValue* Register to zero. |

### 9.2.1.6  DivIRqReg

Contains Interrupt Request bits

**Table 17:    DivIRqReg register (address 05h); reset value: X0h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | Set2 | - | | MfinActIRq | - | CRCIRq | - | |
| Access Rights | w | RFU | | dy | RFU | dy | RFU | |

**Table 18:    Description of DivIRqReg bits**
*All bits in the register DivIRqReg shall be cleared by software.*

| Bit | Symbol | Description |
|---|---|---|
| 7 | Set2 | Set to logic 1, *Set2* defines that the marked bits in the register *DivIRqReg* are set. <br><br> Set to logic 0, *Set2* defines, that the marked bits in the register *DivIRqReg* are cleared |
| 6 to 5 | - | Reserved for future use. |
| 4 | MfinActIRq | Set to logic 1, when MFIN is active. This interrupt is set when either a rising or falling signal edge is detected. |
| 3 | - | Reserved for future use. |
| 2 | CRCIRq | Set to logic 1, when the CRC command is active and all data are processed. |
| 1 to 0 | - | Reserved for future use. |

#### 9.2.1.7 ErrorReg

Error bit register showing the error status of the last command executed.

**Table 19:    ErrorReg register (address 06h); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | WrErr | TempErr | - | BufferOvfl | CollErr | CRCErr | ParityErr | ProtocolErr |
| Access Rights | r | r | RFU | r | r | r | r | r |

**Table 20:    Description of ErrorReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 | WrErr | Set to logic 1, when data is written into the FIFO by the host during the MFAuthent command or if data is written into the FIFO by the host during the time between sending the last bit on the RF interface and receiving the last bit on the RF interface. |
| 6 | TempErr[1] | Set to logic 1, if the internal temperature sensor detects overheating. In this case, the antenna drivers are switched off automatically. |
| 5 | - | Reserved for future use. |
| 4 | BufferOvfl | Set to logic 1, if the host or a MFRC522's internal state machine (e.g. receiver) tries to write data into the FIFO buffer although the FIFO buffer is already full. |
| 3 | CollErr | Set to logic 1, if a bit-collision is detected. It is cleared automatically at receiver start-up phase. This bit is only valid during the bitwise anticollision at 106 kbit/s. During communication schemes at 212, 424 and 848 kbit/s this bit is always set to logic 0. |
| 2 | CRCErr | Set to logic 1, if bit *RxCRCEn* in register *RxModeReg* is set and the CRC calculation fails. It is cleared to logic 0 automatically at receiver start-up phase. |
| 1 | ParityErr | Set to logic 1, if the parity check has failed. It is cleared automatically at receiver start-up phase. Only valid for ISO/IEC 14443A/MIFARE® communication at 106 kbit/s. |
| 0 | ProtocolErr | Set to logic 1, if one out of the following cases occur:<br>• Set to logic 1 if the SOF is incorrect. It is cleared automatically at receiver start-up phase. The bit is only valid for 106 kbit/s.<br>• During the MFAuthent Command, bit *ProtocolErr* is set to logic 1, if the number of bytes received in one data stream is incorrect. |

[1]    Command execution will clear all error bits except for bit TempErr. A setting by software is impossible.

### 9.2.1.8 Status1Reg

Contains status bits of the CRC, Interrupt and FIFO buffer.

**Table 21:   Status1Reg register (address 07h); reset value: 21h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | - | CRCOk | CRCReady | IRq | TRunning | - | HiAlert | LoAlert |
| Access Rights | RFU | r | r | r | r | RFU | r | r |

**Table 22:   Description of Status1Reg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 | - | Reserved for future use. |
| 6 | CRCOk | Set to logic 1, if the CRC result is zero. For data transmission and reception the bit *CRCOk* is undefined (use *CRCErr* in register *ErrorReg*). *CRCOk* indicates the status of the CRC co-processor, during calculation the value changes to logic 0, when the calculation is done correctly, the value changes to logic 1. |
| 5 | CRCReady | Set to logic 1, when the CRC calculation has finished. This bit is only valid for the CRC co-processor calculation using the command CalcCRC. |
| 4 | IRq | This bit shows, if any interrupt source requests attention (with respect to the setting of the interrupt enable bits, see register *CommIEnReg* and *DivIEnReg*). |
| 3 | TRunning | Set to logic 1, if the MFRC522's timer unit is running, e.g. the timer will decrement the *TCounterValReg* with the next timer clock.<br>**Remark:** In the gated mode the bit TRunning is set to logic 1, when the timer is enabled by the register bits. This bit is not influenced by the gated signal. |
| 2 | - | Reserved for future use. |
| 1 | HiAlert | Set to logic 1, when the number of bytes stored in the FIFO buffer fulfils the following equation:<br>$HiAlert = (64 - FIFOLength) \le WaterLevel$<br>Example:<br>FIFOLength = 60, WaterLevel = 4 → HiAlert = 1<br>FIFOLength = 59, WaterLevel = 4 → HiAlert = 0 |
| 0 | LoAlert | Set to logic 1, when the number of bytes stored in the FIFO buffer fulfils the following equation:<br>$LoAlert = FIFOLength \le WaterLevel$<br>Example:<br>FIFOLength = 4, WaterLevel = 4 → LoAlert = 1<br>FIFOLength = 5, WaterLevel = 4 → LoAlert = 0 |

##### 9.2.1.9 Status2Reg

Contains status bits of the receiver, transmitter and data mode detector.

**Table 23: Status2Reg register (address 08h); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | TempSens Clear | I$^2$CForceHS | - | | MFCrypto1On | Modem State | | |
| Access Rights | r/w | r/w | RFU | | dy | r | | |

**Table 24: Description of Status2Reg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 | TempSensClear | Set to logic 1, this bit clears the temperature error, if the temperature is below the alarm limit of 125 °C. |
| 6 | I$^2$CForceHS | I$^2$C input filter settings.<br>Set to logic 1, the I$^2$C input filter is set to the High-speed mode independent of the I$^2$C protocol.<br>Set to logic 0, the I$^2$C input filter is set to the used I$^2$C protocol. |
| 5 to 4 | - | Reserved for future use. |
| 3 | MFCrypto1On | This bit indicates that the MIFARE® Crypto1 unit is switched on and therefore all data communication with the card is encrypted.<br><br>This bit can only be set to logic 1 by a successful execution of the MFAuthent Command. This bit is only valid in Reader/Writer mode for MIFARE® Standard cards. This bit shall be cleared by software. |
| 2 to 0 | Modem State | ModemState shows the state of the transmitter and receiver state machines. |

Status Description

| | |
|---|---|
| 000 | IDLE |
| 001 | Wait for bit *StartSend* in register *BitFramingReg* |
| 010 | TxWait: Wait until Rf field is present, if the bit *TxWaitRF* is set to logic 1. The minimum time for TxWait is defined by the *TxWaitReg* register. |
| 011 | Transmitting |
| 100 | RxWait: Wait until RF field is present, if the bit *RxWaitRF* is set to logic 1. The minimum time for RxWait is defined by the *RxWaitReg* register. |
| 101 | Wait for data |
| 110 | Receiving |

#### 9.2.1.10 FIFODataReg

In- and output of 64 byte FIFO buffer.

**Table 25:    FIFODataReg register (address 09h); reset value: XXh**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | FIFOData | | | | | | | |
| Access Rights | dy | | | | | | | |

**Table 26:    Description of FIFODataReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 0 | FIFOData | Data input and output port for the internal 64 byte FIFO buffer. The FIFO buffer acts as parallel in/parallel out converter for all serial data stream in- and outputs. |

#### 9.2.1.11 FIFOLevelReg

Indicates the number of bytes stored in the FIFO.

**Table 27:    FIFOLevelReg register (address 0Ah); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | FlushBuffer | FIFOLevel | | | | | | |
| Access Rights | w | r | | | | | | |

**Table 28:    Description of FIFOLevelReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 | FlushBuffer | Set to logic 1, this bit clears the internal FIFO-buffer's read- and write-pointer and the bit *BufferOvfl* in the register *ErrReg* immediately. Reading this bit will always return 0. |
| 6 to 0 | FIFOLevel | Indicates the number of bytes stored in the FIFO buffer. Writing to the *FIFODataReg* increments, reading decrements the *FIFOLevel*. |

#### 9.2.1.12 WaterLevelReg

Defines the level for FIFO under- and overflow warning.

**Table 29:    WaterLevelReg register (address 0Bh); reset value: 08h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | - | | WaterLevel | | | | | |
| Access Rights | RFU | | r/w | | | | | |

**Table 30: Description of WaterLevelReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 6 | - | Reserved for future use. |
| 5 to 0 | WaterLevel | This register defines a warning level to indicate a FIFO-buffer over- or underflow: |
| | | The bit *HiAlert* in *Status1Reg* is set to logic 1, if the remaining number of bytes in the FIFO-buffer space is equal or less than the defined number of *WaterLevel* bytes. |
| | | The bit *LoAlert* in *Status1Reg* is set to logic 1, if equal or less than *WaterLevel* bytes are in the FIFO. |
| | | **Remark:** For the calculation of *HiAlert* and *LoAlert* see Section 9.2.1.8 "Status1Reg". |

#### 9.2.1.13 ControlReg

Miscellaneous control bits.

**Table 31: ControlReg register (address 0Ch); reset value: 10h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | TStopNow | TStartNow | - | | | RxLastBits | | |
| Access Rights | w | w | RFU | | | r | | |

**Table 32: Description of ControlReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 | TStopNow | Set to logic 1, the timer stops immediately. |
| | | Reading this bit will always return 0. |
| 6 | TStartNow | Set to logic 1 starts the timer immediately. |
| | | Reading this bit will always return 0. |
| 5 to 3 | - | Reserved for future use. |
| 2 to 0 | RxLastBits | Shows the number of valid bits in the last received byte. If 0, the whole byte is valid. |

112132

**Product data sheet** Rev. 3.2 — 22 May 2007 **22 of 109**

#### 9.2.1.14 BitFramingReg

Adjustments for bit oriented frames.

**Table 33:    BitFramingReg register (address 0Dh); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | StartSend | RxAlign | | | - | TxLastBits | | |
| Access Rights | w | r/w | | | RFU | r/w | | |

**Table 34:    Description of BitFramingReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 | StartSend | Set to logic 1, the transmission of data starts. This bit is only valid in combination with the Transceive command. |
| 6 to 4 | RxAlign | Used for reception of bit oriented frames: *RxAlign* defines the bit position for the first bit received to be stored in the FIFO. Further received bits are stored at the following bit positions. |
| | | Example: |
| | | RxAlign = 0:  the LSB of the received bit is stored at bit 0, the second received bit is stored at bit position 1. |
| | | RxAlign = 1:  the LSB of the received bit is stored at bit 1, the second received bit is stored at bit position 2. |
| | | RxAlign = 7:  the LSB of the received bit is stored at bit 7, the second received bit is stored in the following byte at bit position 0. |
| | | This bits shall only be used for bitwise anticollision at 106 kbit/s. In all other modes it shall be set to 0. |
| 3 | - | Reserved for future use. |
| 2 to 0 | TxLastBits | Used for transmission of bit oriented frames: *TxLastBits* defines the number of bits of the last byte that shall be transmitted. A 000b indicates that all bits of the last byte shall be transmitted. |

#### 9.2.1.15 CollReg

Defines the first bit collision detected on the RF interface.

**Table 35:    CollReg register (address 0Eh); reset value: XXh**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | Values AfterColl | - | CollPos NotValid | CollPos | | | | |
| Access Rights | r/w | RFU | r | r | | | | |

**Table 36:    Description of CollReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 | ValuesAfterColl | If this bit is set to logic 0, all receiving bits will be cleared after a collision. This bit shall only be used during bitwise anticollision at 106 kbit/s, otherwise it shall be set to logic 1. |
| 6 | - | Reserved for future use. |
| 5 | CollPosNotValid | Set to logic 1, if no collision is detected or the position of the collision is out of the range of bits *CollPos*. |

**Table 36:    Description of CollReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 4 to 0 | CollPos | These bits show the bit position of the first detected collision in a received frame. Only data bits are interpreted. |
| | | Example: |
| | | 00h    indicates a bit collision in the 32$^{nd}$ bit |
| | | 01h    indicates a bit collision in the 1$^{st}$ bit |
| | | 08h    indicates a bit collision in the 8$^{th}$ bit |
| | | These bits shall only be interpreted if bit *CollPosNotValid* is set to logic 0. |

#### 9.2.1.16  Reserved

Functionality is reserved for further use.

**Table 37:    Reserved register (address 0Fh); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | | | | - | | | | |
| Access Rights | | | | RFU | | | | |

**Table 38:    Description of Reserved register bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 0 | - | Reserved for future use. |

### 9.2.2  Page 1: Communication

#### 9.2.2.1  Reserved

Functionality is reserved for further use.

**Table 39:    Reserved register (address 10h); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | | | | - | | | | |
| Access Rights | | | | RFU | | | | |

**Table 40:    Description of Reserved register bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 0 | - | Reserved for future use. |

#### 9.2.2.2 ModeReg

Defines general mode settings for transmitting and receiving.

**Table 41:    ModeReg register (address 11h); reset value: 3Fh**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | MSBFirst | - | TxWaitRF | - | PolMFin | - | CRCPreset | |
| Access Rights | r/w | RFU | r/w | RFU | r/w | RFU | r/w | |

**Table 42:    Description of ModeReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 | MSBFirst | Set to logic 1, the CRC co-processor calculates the CRC with MSB first and the *CRCResultMSB* and the *CRCResultLSB* in the *CRCResultReg* register are bit reversed.<br>**Remark:**  During RF communication this bit is ignored. |
| 6 | - | Reserved for future use. |
| 5 | TxWaitRF | Set to logic 1 the transmitter can only be started, if an RF field is generated. |
| 4 | - | Reserved for future use. |
| 3 | PolMFin | PolMFin defines the polarity of the MFIN pin. Set to logic 1, the polarity of MFIN pin is active high. Set to logic 0 the polarity of MFIN pin is active low.<br>**Remark:**  The internal envelope signal is coded active low. Changing this bit will generate a MFinActIRq event. |
| 2 | - | Reserved for future use. |
| 1 to 0 | CRCPreset | Defines the preset value for the CRC co-processor for the command CalCRC.<br>**Remark:**  During any communication, the preset values is selected automatically according to the definition in the bits in RxModeReg and TxModeReg. |

| Value | Description |
|---|---|
| 00 | 0000 |
| 01 | 6363 |
| 10 | A671 |
| 11 | FFFF |

#### 9.2.2.3 TxModeReg

Defines the data rate during transmission.

**Table 43:    TxModeReg register (address 12h); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | TxCRCEn | | TxSpeed | | InvMod | | - | |
| Access Rights | r/w | | dy | | r/w | | RFU | |

**Table 44:    Description of TxModeReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 | TxCRCEn | Set to logic 1, this bit enables the CRC generation during data transmission. <br>**Remark:**  This bit shall only be set to logic 0 at 106 kbit/s. |
| 6 to 4 | TxSpeed | Defines the bit rate while data transmission. The MFRC522 handels transfer speeds up to 848 kbit/s. |

| Value | Description |
|---|---|
| 000 | 106 kbit/s |
| 001 | 212 kbit/s |
| 010 | 424 kbit/s |
| 011 | 848 kbit/s |
| 100 | Reserved |
| 101 | Reserved |
| 110 | Reserved |
| 111 | Reserved |

| Bit | Symbol | Description |
|---|---|---|
| 3 | InvMod | Set to logic 1, the modulation for transmitting data is inverted. |
| 2 to 0 | - | Reserved for future use. |

### 9.2.2.4   RxModeReg

Defines the data rate during reception.

**Table 45:    RxModeReg register (address 13h); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | RxCRCEn | RxSpeed | | | RxNoErr | RxMultiple | - | |
| Access Rights | r/w | dy | | | r/w | r/w | RFU | |

**Table 46:    Description of RxModeReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 | RxCRCEn | Set to logic 1, this bit enables the CRC calculation during reception. <br>**Remark:**  This bit shall only be set to logic 0 at 106 kbit/s. |
| 6 to 4 | RxSpeed | Defines the bit rate while data receiving. The MFRC522 handles transfer speeds up to 848kbit/s. |

| Value | Description |
|---|---|
| 000 | 106 kbit/s |
| 001 | 212 kbit/s |
| 010 | 424 kbit/s |
| 011 | 848 kbit/s |
| 100 | Reserved |
| 101 | Reserved |
| 110 | Reserved |
| 111 | Reserved |

112132

**Product data sheet**                               **Rev. 3.2 — 22 May 2007**                                **26 of 109**

**Table 46:** **Description of RxModeReg bits** *…continued*

| Bit | Symbol | Description |
|---|---|---|
| 3 | RxNoErr | If set to logic 1, a not valid received data stream (less than 4 bits received) will be ignored. The receiver will remain active. |
| 2 | RxMultiple | Set to logic 0, the receiver is deactivated after receiving a data frame. Set to logic 1, it is possible to receive more than one data frame. This bit is only valid for data rates above 106 kbit/s to handle the Polling command. Having set this bit, the receive and transceive commands will not terminate automatically. In this case the multiple receiving can only be deactivated by writing any command (except the Receive command) to the CommandReg register or by clearing the bit by the host. |
| | | If set to logic 1, at the end of a received data stream an error byte is added to the FIFO. The error byte is a copy of the *ErrorReg* register. |
| 1 to 0 | - | Reserved for future use. |

### 9.2.2.5 TxControlReg

Controls the logical behavior of the antenna driver pins Tx1 and Tx2.

**Table 47:** **TxControlReg register (address 14h); reset value: 80h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | InvTx2RF On | InvTx1RF On | InvTx2RF Off | InvTx1RF Off | Tx2CW | - | Tx2RFEn | Tx1RFEn |
| Access Rights | r/w | r/w | r/w | r/w | r/w | RFU | r/w | r/w |

**Table 48:** **Description of TxControlReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 | InvTx2RFOn | Set to logic 1, the output signal at pin TX2 will be inverted, if driver TX2 is enabled. |
| 6 | InvTx1RFOn | Set to logic 1, the output signal at pin TX1 will be inverted, if driver TX1 is enabled. |
| 5 | InvTx2RFOff | Set to logic 1, the output signal at pin TX2 will be inverted, if driver TX2 is disabled. |
| 4 | InvTx1RFOff | Set to logic 1, the output signal at pin TX1 will be inverted, if driver TX1 is disabled. |
| 3 | Tx2CW | Set to logic 1, the output signal on pin TX2 will deliver continuously the un-modulated 13.56 MHz energy carrier. |
| | | Set to logic 0, *Tx2CW* is enabled to modulate the 13.56 MHz energy carrier. |
| 2 | - | Reserved for future use. |
| 1 | Tx2RFEn | Set to logic 1, the output signal on pin TX2 will deliver the 13.56 MHz energy carrier modulated by the transmission data. |
| 0 | Tx1RFEn | Set to logic 1, the output signal on pin TX1 will deliver the 13.56 MHz energy carrier modulated by the transmission data. |

#### 9.2.2.6 TxASKReg

Controls the settings of the transmit modulation.

**Table 49:    TxAutoReg register (address 15h); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | - | Force100ASK | - | | | | | |
| Access Rights | RFU | r/w | RFU | | | | | |

**Table 50:    Description of TxAutoReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 | - | Reserved for future use. |
| 6 | Force100ASK | Set to logic 1, *Force100ASK* forces a 100% ASK modulation independent of the setting in register *ModGsPReg*. |
| 5 to 0 | - | Reserved for future use. |

#### 9.2.2.7 TxSelReg

Selects the internal sources for the analog part.

**Table 51:    TxSelReg register (address 16h); reset value: 10h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | - | | DriverSel | | MfOutSel | | | |
| Access Rights | RFU | | r/w | | r/w | | | |

**Table 52:    Description of TxSelReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 6 | - | Reserved for future use. |
| 5 to 4 | DriverSel | Selects the input of driver Tx1 and Tx2. |

| | | Value | Description |
|---|---|---|---|
| | | 00 | Tristate |
| | | | **Remark:** In soft power-down the drivers are only in tristate mode if DriverSel is set to tristate mode. |
| | | 01 | Modulation signal (envelope) from the internal coder, Miller Pulse Coded. |
| | | 10 | Modulation signal (envelope) from MIFIN |
| | | 11 | High |
| | | | **Remark:** The High level depends on the setting of InvTx1RFOn/ InvTx1RFOff and InvTx2RFOn/ InvTx2RFOff. |

**Table 52:    Description of TxSelReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 3 to 0 | MFOutSel | Selects the input for the MFOUT Pin. |

| Value | Description |
|---|---|
| 0000 | Tristate |
| 0001 | Low |
| 0010 | High |
| 0011 | TestBus signal as defined by bit *TestBusBitSel* in register *TestSel1Reg*. |
| 0100 | Modulation signal (envelope) from the internal coder, Miller Puls Coded |
| 0101 | Serial data stream to be transmitted, data stream before Miller Coder |
| 0110 | Reserved |
| 0111 | Serial data stream received, data stream after Manchester Decoder |
| 1000-1111 | Reserved |

### 9.2.2.8    RxSelReg

Selects internal receiver settings.

**Table 53:    RxSelReg register (address 17h); reset value: 84h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | UartSel | | RxWait | | | | | |
| Access Rights | r/w | | r/w | | | | | |

**Table 54:    Description of RxSelReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 6 | UartSel | Selects the input of the contactless UART |

| Value | Description |
|---|---|
| 00 | Constant Low |
| 01 | Manchester with sub-carrier from MFIN pin |
| 10 | Modulation signal from the internal analog part, default |
| 11 | NRZ coding without sub-carrier from MFIN pin. Only valid for transfer speeds above 106 kbit/s. |

| Bit | Symbol | Description |
|---|---|---|
| 5 to 0 | RxWait | After data transmission, the activation of the receiver is delayed for *RxWait* bit-clocks. During this 'frame guard time' any signal at pin Rx is ignored.This parameter is ignored by the receive command. All other commands (e.g. Transceive, MFAuthent) use this parameter. The counter starts immediately after the external RF field is switched on. |

#### 9.2.2.9 RxThresholdReg

Selects thresholds for the bit decoder.

**Table 55:** **RxThresholdReg register (address 18h); reset value: 84h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | MinLevel | | | | - | CollLevel | | |
| Access Rights | r/w | | | | RFU | r/w | | |

**Table 56:** **Description of RxThresholdReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 4 | MinLevel | Defines the minimum signal strength at the decoder input that shall be accepted. If the signal strength is below this level, it is not evaluated. |
| 3 | - | Reserved for future use. |
| 2 to 0 | CollLevel | Defines the minimum signal strength at the decoder input that has to be reached by the weaker half-bit of the Manchester-coded signal to generate a bit-collision relatively to the amplitude of the stronger half-bit. |

#### 9.2.2.10 DemodReg

Defines demodulator settings.

**Table 57:** **DemodReg register (address 19h); reset value: 4Dh**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | AddIQ | | FixIQ | - | TauRcv | | TauSync | |
| Access Rights | r/w | | r/w | RFU | r/w | | r/w | |

**Table 58:** **Description of DemodReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 6 | AddIQ | Defines the use of I and Q channel during reception<br>**Remark:** FixIQ has to be set to logic 0 to enable the following settings.<br><br>| Value | Description |<br>|---|---|<br>| 00 | Select the stronger channel |<br>| 01 | Select the stronger channel and freeze the selected during communication |<br>| 10 | Reserved |<br>| 11 | Reserved | |
| 5 | FixIQ | If set to logic 1 and the bits *AddIQ* are set to X0b, the reception is fixed to I channel.<br>If set to logic 1 and the bits *AddIQ* are set to X1b, the reception is fixed to Q channel. |
| 4 | - | Reserved for future use. |
| 3 to 2 | TauRcv | Changes the time constant of the internal PLL during data reception.<br>**Remark:** If set to 00b, the PLL is frozen during data reception. |
| 1 to 0 | TauSync | Changes the time constant of the internal PLL during burst. |

112132

**Product data sheet** Rev. 3.2 — 22 May 2007 30 of 109

#### 9.2.2.11 Reserved

Functionality is reserved for further use.

**Table 59: Reserved register (address 1Ah); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | - | | | | | | | |
| Access Rights | RFU | | | | | | | |

**Table 60: Description of Reserved register bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 0 | - | Reserved for future use. |

#### 9.2.2.12 Reserved

Functionality is reserved for further use.

**Table 61: Reserved register (address 1Bh); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | - | | | | | | | |
| Access Rights | RFU | | | | | | | |

**Table 62: Description of Reserved register bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 0 | - | Reserved for future use. |

#### 9.2.2.13 MfTxReg

Controls some MIFARE® communication transmit parameters

**Table 63: MfTxReg register (address 1Ch); reset value: 62h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | - | | | | | | TxWait | |
| Access Rights | RFU | | | | | | r/w | |

**Table 64: Description of MifNFCReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 2 | - | Reserved for future use. |
| 1 to 0 | TxWait | These bits define the additional response time. Per default 7 bits are added to the value of the register bit. |

112132

**Product data sheet** Rev. 3.2 — 22 May 2007 31 of 109

#### 9.2.2.14 MfRxReg

**Table 65:    MfRxReg register (address 1Dh); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | - | | | Parity Disable | - | | | |
| Access Rights | RFU | | | r/w | RFU | | | |

**Table 66:    Description of ManualRCVReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 5 | - | Reserved for future use. |
| 4 | Parity Disable | If this bit is set to logic 1, the generation of the Parity bit for transmission and the Parity-Check for receiving is switched off. The received Parity bit is handled like a data bit. |
| 3 to 0 | - | Reserved for future use. |

#### 9.2.2.15 Reserved

Functionality is reserved for further use.

**Table 67:    Reserved register (address 1Eh); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | - | | | | | | | |
| Access Rights | RFU | | | | | | | |

**Table 68:    Description of Reserved register bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 0 | - | Reserved for future use. |

#### 9.2.2.16 SerialSpeedReg

Selects the speed of the serial UART interface.

**Table 69:    SerialSpeedReg register (address 1Fh); reset value: EBh**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | BR_T0 | | | BR_T1 | | | | |
| Access Rights | r/w | | | r/w | | | | |

**Table 70:    Description of SerialSpeedReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 5 | BR_T0 | Factor BR_T0 to adjust the transfer speed, for description see Section 10.3.2 "Selection of the transfer speeds". |
| 4 to 0 | BR_T1 | Factor BR_T1 to adjust the transfer speed, for description see Section 10.3.2 "Selection of the transfer speeds". |

### 9.2.3 Page 2: Configuration

#### 9.2.3.1 Reserved

Functionality is reserved for further use.

**Table 71:  Reserved register (address 20h); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | | | | - | | | | |
| Access Rights | | | | RFU | | | | |

**Table 72:  Description of Reserved register bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 0 | - | Reserved for future use. |

#### 9.2.3.2 CRCResultReg

Shows the actual MSB and LSB values of the CRC calculation.

**Remark:**  The CRC is split into two 8-bit register.

**Table 73:  CRCResultReg register (address 21h); reset value: FFh**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | | | | CRCResultMSB | | | | |
| Access Rights | | | | r | | | | |

**Table 74:  Description of CRCResultReg higher bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 0 | CRCResultMSB | This register shows the actual value of the most significant byte of the *CRCResultReg* register. It is valid only if bit *CRCReady* in register *Status1Reg* is set to logic 1. |

**Table 75:  CRCResultReg register (address 22h); reset value: FFh**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | | | | CRCResultLSB | | | | |
| Access Rights | | | | r | | | | |

**Table 76:  Description of CRCResultReg lower bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 0 | CRCResultLSB | This register shows the actual value of the least significant byte of the *CRCResult* register. It is valid only if bit *CRCReady* in register *Status1Reg* is set to logic 1. |

#### 9.2.3.3 Reserved

Functionality is reserved for further use.

**Table 77:    Reserved register (address 23h); reset value: 88h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | | | | - | | | | |
| Access Rights | | | | RFU | | | | |

**Table 78:    Description of Reserved register bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 0 | - | Reserved for future use. |

#### 9.2.3.4 ModWidthReg

Controls the setting of modulation width.

**Table 79:    ModWidthReg register (address 24h); reset value: 26h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | | | | ModWidth | | | | |
| Access Rights | | | | r/w | | | | |

**Table 80:    Description of ModWidthReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 0 | ModWidth | These bits define the width of the Miller modulation as multiples of the carrier frequency (ModWidth +1/fc). The maximum value is half the bit period. |

#### 9.2.3.5 Reserved

Functionality is reserved for further use.

**Table 81:    Reserved register (address 25h); reset value: 87h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | | | | - | | | | |
| Access Rights | | | | RFU | | | | |

**Table 82:    Description of Reserved register bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 0 | - | Reserved for future use. |

112132

**Product data sheet**

Rev. 3.2 — 22 May 2007

**34 of 109**

#### 9.2.3.6 RFCfgReg

Configures the receiver gain.

**Table 83:    RFCfgReg register (address 26h); reset value: 48h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | - | | RxGain | | - | | | |
| Access Rights | RFU | | r/w | | RFU | | | |

**Table 84:    Description of RFCfgReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 | - | Reserved for future use. |
| 6 to 4 | RxGain | This register defines the receivers signal voltage gain factor: |

| Value | Description |
|---|---|
| 000 | 18 dB |
| 001 | 23 dB |
| 010 | 18 dB |
| 011 | 23 dB |
| 100 | 33 dB |
| 101 | 38 dB |
| 110 | 43 dB |
| 111 | 48 dB |

| Bit | Symbol | Description |
|---|---|---|
| 3 to 0 | - | .Reserved for future use. |

#### 9.2.3.7 GsNReg

Selects the conductance for the N-driver of the antenna driver pins TX1 and TX2 when the driver is switched on.

**Table 85:    GsNReg register (address 27h); reset value: 88h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | CWGsN | | | | ModGsN | | | |
| Access Rights | r/w | | | | r/w | | | |

**Table 86:    Description of GsNOnReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 4 | CWGsN | The value of this register defines the conductance of the output N-driver during times of no modulation. This may be used to regulate the output power and subsequently current consumption and operating distance.<br>**Remark:**  The conductance value is binary weighted.<br>During soft Power-down mode the highest bit is forced to 1.<br>This value is only used if the driver TX1 or TX2 are switched on. |
| 3 to 0 | ModGsN | The value of this register defines the conductance of the output N-driver for the time of modulation. This may be used to regulate the modulation index.<br>**Remark:**  The conductance value is binary weighted.<br>During soft Power-down mode the highest bit is forced to 1.<br>This value is only used if the driver TX1 or Tx2 are switched on. |

#### 9.2.3.8 CWGsPReg

Defines the conductance of the P-driver during times of no modulation

**Table 87: CWGsPReg register (address 28h); reset value: 20h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | - | | CWGsP | | | | | |
| Access Rights | RFU | | r/w | | | | | |

**Table 88: Description of CWGsPReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 6 | - | Reserved for future use. |
| 5 to 0 | CWGsP | The value of this register defines the conductance of the output P-driver. This may be used to regulate the output power and subsequently current consumption and operating distance. <br><br>**Remark:** The conductance value is binary weighted. <br><br>During soft Power-down mode the highest bit is forced to 1. |

#### 9.2.3.9 ModGsPReg

Defines the driver P-output conductance during modulation.

**Table 89: ModGsPReg register (address 29h); reset value: 20h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | - | | ModGsP | | | | | |
| Access Rights | RFU | | r/w | | | | | |

**Table 90: Description of ModGsPReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 6 | - | Reserved for future use. |
| 5 to 0 | ModGsP | The value of this register defines the conductance of the output P-driver for the time of modulation. This may be used to regulate the modulation index. <br><br>**Remark:** The conductance value is binary weighted. <br><br>During soft Power-down mode the highest bit is forced to 1. <br><br>If Force100ASK is set to logic 1, the value of ModGsP has no effect. |

#### 9.2.3.10 TMode Register, TPrescaler Register

Defines settings for the timer.

**Remark:** The Prescaler value is split over two registers.

**Table 91:  TModeReg register (address 2Ah); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | TAuto | TGated | | TAutoRestart | TPrescaler_Hi | | | |
| Access Rights | r/w | r/w | | r/w | r/w | | | |

**Table 92:  Description of TModeReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 | TAuto | Set to logic 1, the timer starts automatically at the end of the transmission in all communication modes at all speeds. The timer stops immediately after receiving the first data bit if the bit *RxMultiple* in the register *RxModeReg* is not set. |
| | | If *RxMultiple* is set to logic 1, the timer never stops. In this case the timer can be stopped by setting the bit *TStopNow* in register *ControlReg* to logic 1. |
| | | Set to logic 0 indicates, that the timer is not influenced by the protocol. |
| 6 to 5 | TGated | The internal timer is running in gated mode. |
| | | **Remark:** In the gated mode, the bit *TRunning* is logic 1 when the timer is enabled by the register bits. This bit does not influence the gating signal. |

| Value | Description |
|---|---|
| 00 | Non gated mode |
| 01 | Gated by MFIN |
| 10 | Gated by AUX1 |
| 11 | Gated by A3 |

| Bit | Symbol | Description |
|---|---|---|
| 4 | TAutoRestart | Set to logic 1, the timer automatically restart its count-down from *TReloadValue*, instead of counting down to zero. |
| | | Set to logic 0 the timer decrements to 0 and the bit *TimerIRq* is set to logic 1. |
| 3 to 0 | TPrescaler_Hi | Defines higher 4 bits for *TPrescaler*. |
| | | The following formula is used to calculate $f_{Timer}$: |
| | | $f_{Timer}$ = 6.78 MHz/TPreScaler. |
| | | For detailed description see <u>Section 13 "Timer Unit"</u>. |

**Table 93:  TPrescalerReg register (address 2Bh); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | TPrescaler_Hi | | | | | | | |
| Access Rights | r/w | | | | | | | |

**Table 94:  Description of TPrescalerReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 0 | TPrescaler_Lo | Defines lower 8 bits for *TPrescaler*. |
| | | The following formula is used to calculate $f_{Timer}$: |
| | | $f_{Timer}$ = 6.78 MHz/TPreScaler. |
| | | For detailed description see <u>Section 13 "Timer Unit"</u>. |

#### 9.2.3.11 TReloadReg

Describes the 16 bit long timer reload value.

**Remark:** The Reload value is split into two 8-bit registers.

**Table 95: TReloadReg (Higher bits) register (address 2Ch); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | TReloadVal_Hi | | | | | | | |
| Access Rights | r/w | | | | | | | |

**Table 96: Description of higher TReloadReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 0 | TReloadVal_Hi | Defines the higher 8 bits for the *TReloadReg*. With a start event the timer loads the *TReloadVal*. Changing this register affects the timer only at the next start event. |

**Table 97: TReloadReg (Lower bits)register (address 2Dh); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | TReloadVal_Lo | | | | | | | |
| Access Rights | r/w | | | | | | | |

**Table 98: Description of lower TReloadReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 0 | TReloadVal_Lo | Defines the lower 8 bits for the *TReloadReg*. With a start event the timer loads the *TReloadVal*. Changing this register affects the timer only at the next start event. |

#### 9.2.3.12 TCounterValReg

Contains the current value of the timer.

**Remark:** The Counter value is split into two 8-bit register.

**Table 99:  TCounterValReg (Higher bits) register (address 2Eh); reset value: XXh**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | | | | TCounterVal_Hi | | | | |
| Access Rights | | | | r | | | | |

**Table 100:  Description of higher TCounterValReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 0 | TCounterVal_Hi | Current value of the timer, higher 8 bits. |

**Table 101:  TCounterValReg (Lower bits) register (address 2Fh); reset value: XXh**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | | | | TCounterVal_Lo | | | | |
| Access Rights | | | | r | | | | |

**Table 102:  Description of lower TCounterValReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 0 | TCounterVal_Lo | Current value of the timer, lower 8 bits. |

### 9.2.4  Page 3: Test

#### 9.2.4.1  Reserved

Functionality is reserved for further use.

**Table 103:  Reserved register (address 30h); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | | | | - | | | | |
| Access Rights | | | | RFU | | | | |

**Table 104:  Description of Reserved register bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 0 | - | Reserved for future use. |

112132

**Product data sheet** Rev. 3.2 — 22 May 2007 **39 of 109**

#### 9.2.4.2 TestSel1Reg

General test signal configuration.

**Table 105: TestSel1Reg register (address 31h); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | - | | | | | TstBusBitSel | | |
| Access Rights | RFU | | | | | r/w | | |

**Table 106: Description of TestSel1Reg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 3 | - | Reserved for future use. |
| 2 to 0 | TstBusBitSel | Select the TestBus bit from the testbus to be propagated to MFOUT. |

#### 9.2.4.3 TestSel2Reg

General test signal configuration and PRBS control

**Table 107: TestSel2Reg register (address 32h); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | TstBusFlip | PRBS9 | PRBS15 | TestBusSel | | | | |
| Access Rights | r/w | r/w | r/w | r/w | | | | |

**Table 108: Description of TestSel2Reg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 | TstBusFlip | If set to logic 1, the testbus is mapped to the parallel port by the following order:<br><br>TstBusBit4,TstBusBit3, TstBusBit2,TstBusBit6,TstsBusBit5, TstBusBit0. See <u>Section 19 "Testsignals"</u>. |
| 6 | PRBS9 | Starts and enables the PRBS9 sequence according ITU-TO150.<br><br>**Remark:** All relevant registers to transmit data have to be configured before entering PRBS9 mode.<br><br>The data transmission of the defined sequence is started by the send command. |
| 5 | PRBS15 | Starts and enables the PRBS15 sequence according ITU-TO150.<br><br>**Remark:** All relevant registers to transmit data have to be configured before entering PRBS15 mode.<br><br>The data transmission of the defined sequence is started by the send command. |
| 4 to 0 | TestBusSel | Selects the testbus. See <u>Section 19 "Testsignals"</u> |

#### 9.2.4.4 TestPinEnReg

Enables the pin output driver on the test bus.

**Table 109: TestPinEnReg register (address 33h); reset value: 80h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | RS232LineEn | TestPinEn | | | | | | - |
| Access Rights | r/w | r/w | | | | | | RFU |

**Table 110: Description of TestPinEnReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 | RS232LineEn | Set to logic 0, the lines MX and DTRQ for the serial UART are disabled. |
| 6 to 1 | TestPinEn | Enables the pin output driver on D1 to D7.<br>**Example:**<br>Setting bit 1 to logic 1 enables D1<br>Setting bit 5 to logic 1 enables D5<br>**Remark:** If the SPI interface is used only D1 to D4 can be used. If the serial UART interface is used and RS232LineEn is set to logic 1 only D1 to D4 can be used. |
| 0 | - | Reserved for future use. |

#### 9.2.4.5 TestPinValueReg

Defines the values for the test port when it is used as I/O.

**Table 111: TestPinValueReg register (address 34h); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | UseIO | TestPinValue | | | | | | - |
| Access Rights | r/w | r/w | | | | | | RFU |

**Table 112: Description of TestPinValueReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 | UseIO | Set to logic 1, this bit enables the I/O functionality for the test port if one of the serial interfaces is used. The input / ouput behaviour is defined by *TestPinEn* in register *TestPinEnReg*. The value for the output behaviour is defined in the bits *TestPinVal*. |
| 6 to 0 | TestPinValue | Defines the value of the test port, when it is used as I/O. Each output has to be enabled by the *TestPinEn* bits in register *TestPinEnReg*.<br>**Remark:** Reading the register indicates the actual status of the pins D6 - D1 if UseIO is set to logic 1. If UseIO is set to logic 0, the value of the register TestPinValueReg is read back. |
| 0 | - | Reserved for future use. |

112132

**Product data sheet**

Rev. 3.2 — 22 May 2007

**41 of 109**

#### 9.2.4.6 TestBusReg

Shows the status of the internal testbus.

**Table 113: TestBusReg register (address 35h); reset value: XXh**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|---|---|---|---|---|---|---|---|
| Symbol | TestBus | | | | | | | |
| Access Rights | r | | | | | | | |

**Table 114: Description of TestBusReg bits**

| Bit | Symbol | Description |
|-----|--------|-------------|
| 7 to 0 | TestBus | Shows the status of the internal test bus. The test bus is selected by the register *TestSel2Reg*. See <u>Section 19 "Testsignals"</u>. |

#### 9.2.4.7 AutoTestReg

Controls the digital selftest.

**Table 115: AutoTestReg register (address 36h); reset value: 40h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|---|---|---|---|---|---|---|---|
| Symbol | - | AmpRcv | - | | SelfTest | | | |
| Access Rights | RFU | r/w | RFT | | r/w | | | |

**Table 116: Description of AutoTestReg bits**

| Bit | Symbol | Description |
|-----|--------|-------------|
| 7 | - | Reserved for production tests. |
| 6 | AmpRcv | If set to logic 1, the internal signal processing in the receiver chain is performed non-linear. This increases the operating distance in communication modes at 106 kbit/s.<br>**Remark:** Due to the non linearity the effect of the bits *MinLevel* and *CollLevel* in the register *RxThreshholdReg* are as well non linear. |
| 5 to 4 | - | Reserved for production tests. |
| 3 to 0 | SelfTest | Enables the digital self test. The selftest can be started by the selftest command in the command register. The selftest is enabled by 1001b.<br>**Remark:** For default operation the selftest has to be disabled by 0000b. |

#### 9.2.4.8 VersionReg

Shows the version.

**Table 117: VersionReg register (address 37h); reset value: XXh**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|---|---|---|---|---|---|---|---|
| Symbol | Version | | | | | | | |
| Access Rights | r | | | | | | | |

**Table 118: Description of VersionReg bits**

| Bit | Symbol | Description |
|-----|--------|-------------|
| 7 to 0 | Version | Indicates current version.<br>**Remark:** The current version for MFRC522 is 90h or 91h. |

#### 9.2.4.9 AnalogTestReg

Controls the pins AUX1 and AUX2

**Table 119:   AnalogTestReg register (address 38h); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | AnalogSelAux1 | | | | AnalogSelAux2 | | | |
| Access Rights | r/w | | | | r/w | | | |

**Table 120:   Description of AnalogTestReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 4 | AnalogSelAux1 | Controls the AUX pin. |
| 3 to 0 | AnalogSelAux2 | **Remark:** All test signals are described in <u>Section 19 "Testsignals"</u>. |

| | | Value | Description |
|---|---|---|---|
| | | 0000 | Tristate |
| | | 0001 | Output of TestDAC1 (AUX1), output of TestDAC2 (AUX2) [1] |
| | | 0010 | Testsignal Corr1 [1] |
| | | 0011 | Reserved |
| | | 0100 | Testsignal MinLevel [1] |
| | | 0101 | Testsignal ADC channel I [1] |
| | | 0110 | Testsignal ADC channel Q [1] |
| | | 0111 | Reserved |
| | | 1000 | Reserved, Testsignal for production test [1] |
| | | 1001 | Reserved |
| | | 1010 | HIGH |
| | | 1011 | LOW |
| | | 1100 | TxActive<br><br>At 106 kbit/s: HIGH during Startbit, Databit, Parity and CRC.<br>At 212, 424 and 848 kbit/s: High during Data and CRC. |
| | | 1101 | RxActive<br><br>At 106 kbit/s: High during Databit, Parity and CRC.<br>At 212, 424 and 848 kbit/s: High during Data and CRC. |
| | | 1110 | Subcarrier detected<br><br>106 kbit/s: not applicable<br>212, 424 and 848 kbit/s: High during last part of Data and CRC. |
| | | 1111 | Test bus bit as defined by the *TstBusBitSel* in register *TestSel1Reg*. |

[1]    **Remark:** Current output. The use of 1 kΩ pull-down resistor on AUX is recommended

#### 9.2.4.10  TestDAC1Reg

Defines the test values for TestDAC1.

**Table 121:  TestDAC1Reg register (address 39h); reset value: XXh**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | - | | TestDAC1 | | | | | |
| Access Rights | RFU | | r/w | | | | | |

**Table 122:  Description of TestDAC1Reg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 | - | Reserved for production tests. |
| 6 | - | Reserved for future use. |
| 5 to 0 | TestDAC1 | Defines the test value for *TestDAC1*. The output of the DAC1 can be switched to AUX1 by setting *AnalogSelAux1* to 0001b in register *AnalogTestReg*. |

#### 9.2.4.11  TestDAC2Reg

Defines the test value for TestDAC2.

**Table 123:  TestDAC2Reg register (address 3Ah); reset value: XXh**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | - | | TestDAC2 | | | | | |
| Access Rights | RFU | | r/w | | | | | |

**Table 124:  Description ofTestDAC2Reg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 6 | - | Reserved for future use. |
| 5 to 0 | TestDAC2 | Defines the testvalue for TestDAC2. The output of the DAC2 can be switched to AUX2 by setting *AnalogSelAux2* to 0001b in register *AnalogTestReg*. |

#### 9.2.4.12  TestADCReg

Shows the actual value of ADC I and Q channel.

**Table 125:  TestADCReg register (address 3Bh); reset value: XXh**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | ADC_I | | | | ADC_Q | | | |
| Access Rights | r | | | | r | | | |

**Table 126:  Description of TestADCReg bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 4 | ADC_I | Shows the actual value of ADC I channel. |
| 3 to 0 | ADC_Q | Shows the actual value of ADC Q channel. |

112132

**Product data sheet**

Rev. 3.2 — 22 May 2007

**44 of 109**

### 9.2.4.13 Reserved

Functionality reserved for production test.

**Table 127: Reserved register (address 3Ch); reset value: FFh**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | | | | - | | | | |
| Access Rights | | | | RFT | | | | |

**Table 128: Description of Reserved register bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 0 | - | Reserved for production tests. |

**Table 129: Reserved register (address 3Dh); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | | | | - | | | | |
| Access Rights | | | | RFT | | | | |

**Table 130: Description of Reserved register bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 0 | - | Reserved for production tests. |

**Table 131: Reserved register (address 3Eh); reset value: 03h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | | | | - | | | | |
| Access Rights | | | | RFT | | | | |

**Table 132: Description of Reserved register bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 0 | - | Reserved for production tests. |

**Table 133: Reserved register (address 3Fh); reset value: 00h**

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|
| Symbol | | | | - | | | | |
| Access Rights | | | | RFT | | | | |

**Table 134: Description of Reserved register bits**

| Bit | Symbol | Description |
|---|---|---|
| 7 to 0 | - | Reserved for production tests. |

# 10. DIGITAL Interfaces

## 10.1 Automatic μ-Controller Interface Type Detection

The MFRC522 supports direct interfacing of various hosts as the SPI, I$^2$C and serial UART interface type. The MFRC522 resets its interface and checks the current host interface type automatically having performed a Power-On or Hard Reset. The MFRC522 identifies the host interface by the means of the logic levels on the control pins after the Reset Phase. This is done by a combination of fixed pin connections.The following table shows the different configurations:

**Table 135: Connection Scheme for detecting the different Interface Types**

| MFRC522 | Serial Interface Types | | |
|---|---|---|---|
| Pin | UART | SPI | I$^2$C |
| SDA | RX | NSS | SDA |
| I$^2$C | 0 | 0 | 1 |
| EA | 0 | 1 | EA |
| D7 | TX | MISO | SCL |
| D6 | MX | MOSI | ADR_0 |
| D5 | DTRQ | SCK | ADR_1 |
| D4 | - | - | ADR_2 |
| D3 | - | - | ADR_3 |
| D2 | - | - | ADR_4 |
| D1 | - | - | ADR_5 |

**Remark: Overview on the pin behavior**

| Pin behavior | Input | Output | In/Out |
|---|---|---|---|

## 10.2 SPI Compatible interface

A serial peripheral interface (SPI compatible) is supported to enable high speed communication to the host. The SPI Interface can handle data speed of up to 10 Mbit/s. In the communication with a host MFRC522 acts as a slave receiving data from the external host for register settings and to send and receive data relevant for the communication on the RF interface.

### 10.2.1 General

An interface compatible to an SPI interface enables a high-speed serial communication between the MFRC522 and a μ-Controller for the communication. The implemented SPI compatible interface is according to a standard SPI interface.

For timing specification refer to Section 23.8 "Timing for the SPI compatible interface".



**Fig 7.  Connection to host with SPI**

The MFRC522 acts as a slave during the SPI communication. The SPI clock SCK has to be generated by the master. Data communication from the master to the slave uses the Line MOSI. Line MISO is used to send data back from the MFRC522 to the master.

On both lines (MOSI, MISO) each data byte is sent by MSB first. Data on MOSI line should be stable on rising edge of the clock line and can changed on falling edge. The same is valid for the MISO line. Data is provided by the MFRC522 on falling edge and is stable during rising edge.

### 10.2.2 Read data

To read out data using the SPI compatible interface the following byte order has to be used. It is possible to read out up to n-data bytes.

The first sent byte defines both, the mode itself and the address byte.

**Table 136:  Byte Order for MOSI and MISO**

|        | byte 0 | byte 1 | byte 2 | to     | byte n   | byte n+1 |
|--------|--------|--------|--------|--------|----------|----------|
| MOSI   | adr 0  | adr 1  | adr 2  | …….. | adr n    | 00       |
| MISO   | X      | data 0 | data 1 | …….. | data n-1 | data n   |

**Remark:** The most significant bit (MSB) has to be send first.

### 10.2.3 Write data

To write data to the MFRC522 using the SPI interface the following byte order has to be used. It is possible to write out up to n-data bytes by only sending one's address byte.

The first send byte defines both, the mode itself and the address byte.

**Table 137: Byte Order for MOSI and MISO**

|      | byte 0 | byte 1 | byte 2 | to    | byte n   | byte n+1 |
|------|--------|--------|--------|-------|----------|----------|
| MOSI | adr 0  | data 0 | data 1 | …….. | data n-1 | data n   |
| MISO | X      | X      | X      | …….. | X        | X        |

**Remark:** The most significant bit (MSB) has to be send first.

### 10.2.4 Address byte

The address byte has to fulfil the following format:

The MSB bit of the first byte defines the used mode. To read data from the MFRC522 the MSB bit is set to logic 1. To write data to the MFRC522 the MSB bit has to be set to logic 0. The bits 6 to 1 define the address and the LSB shall be set to logic 0.

**Table 138. Address byte 0 register; address MOSI**

| 7                      | 6 | 5 | 4 | 3 | 2 | 1 | 0   |
|------------------------|---|---|---|---|---|---|-----|
| 1 (read) <br> 0 (write) |   |   | address |   |   |   | RFU |
| MSB                    |   |   |   |   |   |   | LSB |

## 10.3 UART Interface

### 10.3.1 Connection to a host



**Fig 8.** Connection to μ-Controllers with UART.

**Remark:** DTRQ and MX can be disabled by clearing the bit *RS232LineEn* in register *TestPinEnReg*.

### 10.3.2 Selection of the transfer speeds

The internal UART interface is compatible to an RS232 serial interface.

Table 140 "Selectable transfer speeds" describes examples for different transfer speeds and relevant register settings.

The resulting transfer speed error is less than 1.5% for all described transfer speeds.

The default transfer speed is 9.6 kbit/s.

To change the transfer speed, the host controller has to write a value for the new transfer speed to the register *SerialSpeedReg*. The bits *BR_T0* and *BR_T1* define factors to set the transfer speed in the *SerialSpeedReg*.

Table 139 "Settings of BR_T0 and BR_T1" describes the settings of *BR_T0* and *BR_T1*.

**Table 139: Settings of BR_T0 and BR_T1**

| BR_T0 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|---|---|---|---|---|---|---|---|---|
| factor BR_T0 | 1 | 1 | 2 | 4 | 8 | 16 | 32 | 64 |
| range BR_T1 | 1 to 32 | 33 to 64 | 33 to 64 | 33 to 64 | 33 to 64 | 33 to 64 | 33 to 64 | 33 to 64 |

**Table 140: Selectable transfer speeds**

| Transfer Speed [bit/s] | SerialSpeedReg | | Transfer Speed Accuracy |
|---|---|---|---|
| | decimal | heximal | |
| 7.2 k | 250 | FAh | -0.25% |
| 9.6 k | 235 | EBh | 0.32% |
| 14.4 k | 218 | DAh | -0.25% |
| 19.2 k | 203 | CBh | 0.32% |
| 38.4 k | 171 | ABh | 0.32% |
| 57.6 k | 154 | 9Ah | -0.25% |
| 115.2 k | 122 | 7Ah | -0.25% |
| 128 k | 116 | 74h | -0.06% |
| 230.4 k | 90 | 5Ah | -0.25% |
| 460.8 k | 58 | 3Ah | -0.25% |
| 921.6 k | 28 | 1Ch | 1.45% |
| 1228.8 k | 21 | 15h | 0.32% |

The selectable transfer speeds as shown in Table 140 "Selectable transfer speeds" are calculated according to the following formulas:

if *BR_T0*=0: transfer speed = 27.12 MHz/(*BR_T1*+1)

if *BR_T0*>0: transfer speed = 27.12 MHz/(*BR_T1* +33)/2^(*BR_T0* -1)

**Remark:** Transfer speeds above 1228.8 k are not supported.

### 10.3.3 Framing

**Table 141: UART Framing**

|  | Length | Value |
|---|---|---|
| Start bit | 1 bit | 0 |
| Data bits | 8 bits | Data |
| Stop bit | 1 bit | 1 |

**Remark:** For data and address bytes the LSB bit has to be sent first.
No parity bit is used during transmission.

**Read data:**

To read out data using the UART interface the flow described below has to be used. The first send byte defines both the mode itself and the address.

**Table 142: Byte Order to Read Data**

|  | byte 0 | byte 1 |
|---|---|---|
| RX | adr |  |
| TX |  | data 0 |



**Fig 9.    Schematic Diagram to Read Data**

**Write data:**

To write data to the MFRC522 using the UART interface the following structure has to be used.

The first send byte defines both, the mode itself and the address.

**Table 143:  Byte Order to Write Data**

|  | byte 0 | byte 1 |
|---|---|---|
| RX | adr 0 | data 0 |
| TX |  | adr 0 |



**Fig 10.  Schematic Diagram to Write Data.**

**Remark:** The data byte can be send directly after the address byte on RX.

**Address byte:**

The address byte has to fulfil the following format:

The MSB of the first byte sets the used mode. To read data from the MFRC522 the MSB is set to logic 1. To write data to the MFRC522 the MSB has to be set to logic 0. The bit 6 is reserved for further use and the bits 5 to 0 define the address.

**Table 144.  Address byte 0 register; address MOSI**

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|
| 1 (read) 0 (write) | RFU |  |  | address |  |  |  |
| MSB |  |  |  |  |  |  | LSB |

112132

**Product data sheet** | Rev. 3.2 — 22 May 2007 | 51 of 109

## 10.4 I²C Bus Interface

An Inter IC (I²C) bus interface is supported to enable a low cost, low pin count serial bus interface to the host. The implemented I²C interface is implemented according the NXP Semiconductors I²C interface specification, rev. 2.1, January 2000. The implemented interface can only act in Slave mode. Therefore no clock generation and access arbitration is implemented in the MFRC522.



**Fig 11. I²C interface.**

### 10.4.1 General

The implemented interface is conform to the I²C-bus specification version 2.1, January 2000. The MFRC522 can act as a slave receiver or slave transmitter in Standard mode, Fast mode and High-speed mode.

SDA is a bi-directional line, connected to a positive supply voltage via a current-source or a pull-up resistor. Both lines SDA and SCL are set to HIGH level if no data is transmitted. The MFRC522 has a tri-state output stage to perform the wired-AND function. Data on the I²C-bus can be transferred at data rates of up to 100 kbit/s in Standard mode, up to 400 kbit/s in the Fast mode or up to 3.4 Mbit/s in the High-speed mode.

If the I²C interface is selected, a spike suppression according to the I²C interface specification on SCL and SDA is activated.

For timing requirements refer to Section 23.9 "I²C Timing"

### 10.4.2  Data validity

Data on the SDA line shall be stable during the HIGH period of the clock. The HIGH or LOW state of the data line shall only change when the clock signal on SCL is LOW.



**Fig 12.  Bit transfer on the I2C-bus.**

### 10.4.3  START and STOP conditions

To handle the data transfer on the I2C-bus, unique START (S) and STOP (P) conditions are defined.

A START condition is defined with a HIGH to LOW transition on the SDA line while SCL is HIGH.

A STOP condition is defined with a LOW to HIGH transition on the SDA line while SCL is HIGH.

The master always generates the START and STOP conditions. The bus is considered to be busy after the START condition. The bus is considered to be free again a certain time after the STOP condition.

The bus stays busy if a repeated START (Sr) is generated instead of a STOP condition. In this respect, the START (S) and repeated START (Sr) conditions are functionally identical. Therefore, the S symbol will be used as a generic term to represent both the START and repeated START (Sr) conditions.



**Fig 13.  START and STOP conditions.**

### 10.4.4 Byte format

Each byte has to be followed by an acknowledge bit. Data is transferred with the MSB first, see Figure 16 "First byte following the START procedure.". The number of transmitted bytes during one data transfer is unrestricted but shall fulfil the read/ write cycle format.

### 10.4.5 Acknowledge

An acknowledge at the end of one data byte is mandatory. The acknowledge-related clock pulse is generated by the master. The transmitter of data, either master or slave, releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver shall pull down the SDA line during the acknowledge clock pulse so that it remains stable LOW during the HIGH period of this clock pulse.

The master can then generate either a STOP (P) condition to stop the transfer, or a repeated START (Sr) condition to start a new transfer.

A master-receiver shall indicate the end of data to the slave- transmitter by not generating an acknowledge on the last byte that was clocked out by the slave. The slave-transmitter shall release the data line to allow the master to generate a STOP (P) or repeated START (Sr) condition.



**Fig 14. Acknowledge on the I2C- bus.**

**Fig 15.  Data transfer on the I²C- bus.**

## 10.4.6  7-BIT ADDRESSING

During the I²C-bus addressing procedure, the first byte after the START condition is used to determine which slave will be selected by the master.

As an exception several address numbers are reserved. During device configuration, the designer has to ensure, that no collision with these reserved addresses is possible. Check the corresponding I²C specification for a complete list of reserved addresses.

The I²C address specification is dependent on the definition of the EA Pin. Immediately after releasing the reset pin or after power on reset, the device defines the I²C address according EA pin.

If EA Pin is set to LOW than for all MFRC522 devices the upper 4 bits of the device bus address are reserved by NXP and set to 0101(bin). The remaining 3 bits (ADR_0, ADR_1, ADR_2) of the Slave Address can freely configured by the customer in order to prevent collisions with other I²C devices.

If EA Pin is set to HIGH than ADR_0 to ADR_5 can be completely specified at the external pins according to Table Table 135 "Connection Scheme for detecting the different Interface Types". ADR_6 is always set to logic 0.

In both modes, the external address coding is latched immediately after releasing the reset condition. Further changes at the used pins are not taken into consideration. Depending on the external wiring, the I²C address pins could be used for test signal output.

112132

**Product data sheet** **Rev. 3.2 — 22 May 2007** **55 of 109**

**Fig 16. First byte following the START procedure.**

### 10.4.7 Register Write Access

To write data from the host controller via I²C to a specific register of the MFRC522 the following frame format shall be used.

The first byte of a frame indicates the device address according to the I²C rules. The second byte indicates the register address followed by up to n-data bytes. In one frame all n-data bytes are written to the same register address. This enables for example a fast FIFO access.

The read/write bit shall be set to logic 0.

### 10.4.8 Register Read Access

To read out data from a specific register address of the MFRC522 the host controller shall use the procedure:

First a write access to the specific register address has to be performed as indicated in the following frame.

The first byte of a frame indicates the device address according to the I$^2$C rules. The second byte indicates the register address. No data bytes are added.

The read/write bit shall be 0.

Having performed this write access, the read access can start. The host has to send the device address of the MFRC522. As an answer to this the MFRC522 responds with the content of this register. In one frame all n-data bytes could be read from the same register address. This enables for example a fast FIFO access or register polling.

The read/write bit shall be set to logic 1.



**Fig 17. Register Read and Write Access**

### 10.4.9 HS mode

In High-speed mode (HS mode) the device can transfer information at data rates of up to 3.4 Mbit/s, it remains fully downward compatible with Fast- or Standard mode (F/S mode) for bi-directional communication in a mixed-speed bus system.

### 10.4.10 High Speed Transfer

To achieve a data rates of up to 3.4 Mbit/s the following improvements have been made to the regular I$^2$C-bus behavior.

- The inputs of the device in HS mode incorporates spike suppression and a Schmitt-trigger at the SDA and SCL inputs with different timing constants compared to F/S mode.

- The output buffers of the device in HS mode incorporates slope control of the falling edges of the SDA and SCL signals with different fall time compared to F/S mode.

### 10.4.11 Serial Data transfer Format in HS mode

Serial data transfer format in HS mode meets the Standard mode I$^2$C-bus specification. HS mode can only commence after the following conditions (all of which are in F/S mode):

1. START condition (S)

2. 8-bit master code (00001XXX)

3. Not-acknowledge bit (A)

The active master then sends a repeated START condition (Sr) followed by a 7-bit slave address with a R/W bit address, and receives an acknowledge bit (A) from the selected MFRC522.

Data transfer continues in in Hs-mode after the next repeated START (Sr), and only switches back to F/S-mode after a STOP condition (P). To reduce the overhead of the master code, it's possible that a master links a number of Hs-mode transfers, separated by repeated START conditions (Sr).



**Fig 18. I$^2$C HS mode protocol switch**

**Fig 19. I²C HS mode protocol frame**

### 10.4.12 Switching from F/S to HS mode and Vice Versa

After reset and initialization, the MFRC522 is in Fast mode (which is in effect F/S mode as Fast mode is downward compatible to Standard mode). The connected MFRC522 recognizes the "S 00001XXX A" sequence and switches its internal circuitry from the Fast mode setting to the HS mode setting.

Following actions are taken:

1. Adapt the SDA and SCL input filters according to the spike suppression requirement in HS mode.

2. Adapt the slope control of the SDA output stages.

For system configurations, where no other I$^2$C devices are involved in the communication, have an additional possibility to switch to HS-mode. By setting the bit *I$^2$CForceHS* in register *Status2Reg* to logic 1, the HS mode is entered. Setting this bit to logic 1 changes the HS-mode permanent meaning that sending the master code is no longer necessary. This is not according the specification and should only be used when no other devices are connected on the bus. Spikes on the I$^2$C lines shall be avoided because of the reduced spike suppression.

### 10.4.13 MFRC522 at Lower Speed modes

MFRC522 is fully downwards compatible, and can be connected to an F/S mode I$^2$C-bus system. As no master code will be transmitted in such a configuration, the device stays in F/S mode and communicates at F/S mode speeds.

112132

**Product data sheet** **Rev. 3.2 — 22 May 2007** **60 of 109**

# 11. Analog Interface and Contactless UART

## 11.1 General

The integrated contactless UART supports the external host online with framing and error checking of the protocol requirements up to 848 kbit/s. An external circuit can to be connected to the communication interface pins MFIN/MFOUT to modulate and demodulate the data.

The contactless UART handles the protocol requirements for the communication schemes in co-operation with the host. The protocol handling itself generates bit- and byte-oriented framing and handles error detection like Parity and CRC according to the different contactless communication schemes.

**Remark:** The size and the tuning of the antenna and the power supply voltage have an important impact on the achievable operating distance.

## 11.2 TX Driver

The signal delivered on pin TX1 and pin TX2 is the 13.56 MHz energy carrier modulated by an envelope signal. It can be used to drive an antenna directly, using a few passive components for matching and filtering, see Section 24 "Application information". The signal on TX1 and TX2 can be configured by the register *TxControlReg*, see Section 9.2.2.5 "TxControlReg".

The modulation index can be set by adjusting the impedance of the drivers. The impedance of the p-driver can be configured by the registers *CWGsPReg* and *ModGsPReg*. The impedance of the n-driver can be configured by the register *GsNReg*. Furthermore, the modulation index depends on the antenna design and tuning.

The register *TxModeReg* and *TxAutoSelReg* control the data rate and framing during transmission and the setting of the antenna driver to support the different requirements at the different modes and transfer speeds.

**Table 145: Settings for TX1**

| TX1RFEn | Force 100ASK | InVTx1 RFON | InVTx1 RFOFF | Envelope | TX1 | GSPMos | GSNMos | Remarks |
|---|---|---|---|---|---|---|---|---|
| 0 | X | x | x | x | x | x | x | not specified if RF is switched off |
| 1 | 0 | 0 | x | 0 | RF | pMod | nMod | 100% ASK: TX1 pulled to 0, independent of *InvTx1RFOff* |
| | | | | 1 | RF | pCW | nCW | |
| | 0 | 1 | X | 0 | RF | pMod | nMod | |
| | | | | 1 | RF | pCW | nCW | |
| | 1 | 1 | x | 0 | 0 | pMod | nMod | |
| | | | | 1 | RF_n | pCW | nCW | |

**Table 146: Settings for TX2**

| TX1RFEn | Force 100ASK | TX2CW | InVTx2 RFON | InVTx2 RFOFF | Envelope | TX2 | GSPMos | GSNMos | Remarks |
|---|---|---|---|---|---|---|---|---|---|
| 0 | x | x | x | x | x | x | x | x | not specified if RF is switched off |
| 1 | 0 | 0 | 0 | x | 0 | RF | pMod | nMod | |
| | | | | | 1 | RF | pCW | nCW | |
| | | | 1 | X | 0 | RF_n | pMod | nMod | |
| | | | | | 1 | RF_n | pCW | nCW | |
| | | 1 | 0 | x | X | RF | pCW | nCW | Gs always CW for TX2CW |
| | | | 1 | x | X | RF_n | pCW | nCW | |
| | 1 | 0 | 0 | x | 0 | 0 | pMod | nMod | 100%ASK:Tx2 pulled to 0 (independent of *InvTx2RFOn/INVTX2RFOff*) |
| | | | | | 1 | RF | pCW | nCW | |
| | | | 1 | x | 0 | 0 | pMod | nMod | |
| | | | | | 1 | RF_n | pCW | nCW | |
| | | 1 | 0 | x | X | RF | pCW | nCW | |
| | | | 1 | x | X | RF_n | pCW | nCW | |

The following abbreviations are used:

- RF: 13.56 MHz clock derived from 27.12 MHz quartz divided by 2

- RF_n: inverted 13.56 MHz clock

- gspmos: Conductance, configuration of the PMOS array

- gspmos: Conductance, configuration of the NMOS array

- pCW: PMOS conductance value for continuos wave defined by *CWGsP* register

- pMod: PMOS conductance value for modulation defined by *ModGsP* register

- nCW: NMOS conductance value for continuos wave defined by *CWGsN* register

- nMod: NMOS conductance value for modulation defined by *ModGsN* register

**Remark:** If only 1 driver is switched on, the values for *ModGsN*, *ModGsP* and *CWGsN*, *CWGsP* are used for both drivers.

## 11.3 Serial Data Switch

Two main blocks are implemented in the MFRC522. A digital circuitry, comprising state machines, coder and decoder logic and an analog circuitry with the modulator and antenna drivers, receiver and amplification circuitry. For example, the interface between these two blocks can be configured in the way, that the interfacing signals may be routed to the pins MFIN and MFOUT.

This topology supports, that the analog part of the MFRC522 may be connected to the digital part of another device.

The serial signal switch is controlled by the register *TxSelReg* and *RxSelReg*.

The following figure shows the serial data switch for TX1 and TX2.



**Fig 20. Serial data switch for TX1 and TX2.**

## 11.4 MFIN/MFOUT interface support

The MFRC522 is basically divided into digital circuitry and analog circuitry. The digital circuitry contains state machines, coder and decoder logic and so on and the analog circuitry contains the modulator and antenna drivers, receiver and amplification circuitry. The interface between these two blocks can be configured in the way, that the interfacing signals may be routed to the pins MFIN and MFOUT (see Figure 21 "Overview MFIN/MFOUT Signal Routing"). The configuration is done by bits *MFOutSel*, *DriverSel* and *UARTSel* of registers *TxSelReg* and *RxSelReg*.

This topology supports, that some parts of the analog part of the MFRC522 may be connected to the digital part of another device.

The switch *MFOutSel* in register *TxSelReg* can be used to measure MIFARE® and ISO/IEC14443 related signals. This is especially important during the design In phase or for test purposes to check the transmitted and received data.

However, the most important use of MFIN/MFOUT pins is the active antenna concept. An external active antenna circuit can be connected to the digital circuit of the MFRC522. *MFOutSel* has to be configured in that way that the signal of the internal Miller Coder is send to MFOUT pin (*MFOutSel* = 4). *UARTSel* has to be configured to receive Manchester signal with sub-carrier from MFIN pin (*UARTSel* = 1).

It is possible, to connect a 'passive antenna' to pins TX1, TX2 and RX (via the appropriate filter and matching circuit) and at the same time an Active Antenna to the pins MFOUT and MFIN. In this configuration, two RF-parts may be driven (one after another) by one host processor.

**Remark:** The MFRC522 has an extra supply pin (SVDD and PVSS as Ground line) for the MFIN and MFOUT pads.
If MFIN pin is not used it should be connected to SVDD or PVSS.
If SVDD pin is not used it should be connected to DVDD or PVDD or any other voltage supply pin.



**Fig 21. Overview MFIN/MFOUT Signal Routing**

## 11.5 CRC co-processor

The following parameters of the CRC co-processor can be configured. The CRC preset value can either be 0000h, 6363h, A671h or FFFFh depending on the bits CRCPreset in register *ModeReg*.

The CRC polynomial for the 16-bit CRC is fixed to $x^{16} + x^{12} + x^5 + 1$.

The register *CRCResultReg* indicates the result of the CRC calculation. This register is split into two 8-bit registers indicating the higher and lower byte.

The bit *MSBFirst* in the register *ModeReg* indicates that data will be loaded with MSB first.

**Table 147: CRC co-processor parameters**

| Parameter | Value |
|---|---|
| CRC Register Length | 16 bit CRC |
| CRC Algorithm | Algorithm according ISO/IEC 14443A and CCITT |
| CRC Preset Value | 0000h, 6363h,A671h or FFFFh depending on the *CRCPresetReg* register settings |

112132

**Product data sheet**

**Rev. 3.2 — 22 May 2007**

**64 of 109**

# 12. FIFO Buffer

## 12.1 Overview

An 64 × 8-bit FIFO buffer is implemented in the MFRC522. It buffers the input and output data stream between the host and the internal state machine of the MFRC522. Thus, it is possible to handle data streams with lengths of up to 64 bytes without taking timing constraints into account.

## 12.2 Accessing the FIFO Buffer

The FIFO-buffer input and output data bus is connected to the register *FIFODataReg*. Writing to this register stores one byte in the FIFO-buffer and increments the internal FIFO-buffer write-pointer. Reading from this register shows the FIFO-buffer contents stored at the FIFO-buffer read-pointer and decrements the FIFO-buffer read-pointer. The distance between the write- and read-pointer can be obtained by reading the register *FIFOLevelReg*.

When the μ-Controller starts a command, the MFRC522 may, while the command is in progress, access the FIFO-buffer according to that command. Physically only one FIFO-buffer is implemented, which can be used in input- and output direction. Therefore the μ-Controller has to take care, not to access the FIFO-buffer in an unintended way.

## 12.3 Controlling the FIFO-Buffer

Besides writing to and reading from the FIFO-buffer, the FIFO-buffer pointers might be reset by setting the bit *FlushBuffer* in the register *FIFOLevelReg* to 1. Consequently, the *FIFOLevel* bits are set to logic 0, the bit *BufferOvfl* in the register *ErrorReg* is cleared, the actually stored bytes are not accessible any more and the FIFO-buffer can be filled with another 64 bytes again.

## 12.4 Status Information about the FIFO-Buffer

The host may obtain the following data about the FIFO-buffers status:

- Number of bytes already stored in the FIFO-buffer: *FIFOLevel* in register *FIFOLevelReg*
- Warning, that the FIFO-buffer is almost full: *HiAlert* in register *Status1Reg*
- Warning, that the FIFO-buffer is almost empty: *LoAlert* in register *Status1Reg*
- Indication, that bytes were written to the FIFO-buffer although it was already full: *BufferOvfl* in register *ErrorReg*. *BufferOvfl* can be cleared only by setting bit *FlushBuffer* in the register *FIFOLevelReg*.

The MFRC522 can generate an interrupt signal

- If *LoAlertIEn* in register *CommIEnReg* is set to logic 1 it will activate pin IRQ when *LoAlert* in the register *Status1Reg* changes to 1.
- If *HiAlertIEN* in register *CommIEnReg* is set to logic 1 it will activate pin IRQ when *HiAlert* in the register *Status1Reg* changes to 1.

112132

**Product data sheet**

Rev. 3.2 — 22 May 2007

**65 of 109**

The bit *HiAlert* is set to logic 1 if maximum *WaterLevel* bytes (as set in register *WaterLevelReg*) or less can be stored in the FIFO-buffer. It is generated according to the following equation:

$$HiAlert = (64 - FIFOLength) \leq WaterLevel$$

The bit *LoAlert* is set to logic 1 if *WaterLevel* bytes (as set in register *WaterLevelReg*) or less are actually stored in the FIFO-buffer. It is generated according to the following equation:

$$LoAlert = FIFOLength \leq WaterLevel$$

# 13. Timer Unit

A timer unit is implemented in the MFRC522. The external host may use this timer to manage timing relevant tasks. The timer unit may be used in one of the following configurations:

- Time-out counter
- Watch-dog counter
- Stop watch
- Programmable one-shot
- Periodical trigger

The timer unit can be used to measure the time interval between two events or to indicate that a specific event occurred after a specific time. The timer can be triggered by events which will be explained in the following, but the timer itself does not influence any internal event (e.g. A time-out during data reception does not influence the reception process automatically). Furthermore, several timer related bits are set and these bits can be used to generate an interrupt.

The timer has an input clock of 6.78 MHz (derived from the 27.12 MHz quartz). The timer consists of two stages: 1 prescaler and 1 counter.

The prescaler is a 12 bit counter. The reload value for TPrescaler can be defined between 0 and 4095 in register *TModeReg* and *TPrescalerReg*.

The reload value for the counter is defined by 16 bits in a range of 0 to 65535 in the register *TReloadReg*.

The current value of the timer is indicated by the register *TCounterValReg*.

If the counter reaches 0 an interrupt will be generated automatically indicated by setting the *TimerIRq* bit in the register *CommonIRqReg*. If enabled, this event can be indicated on the IRQ line. The bit *TimerIRq* can be set and reset by the host. Depending on the configuration the timer will stop at 0 or restart with the value in register *TReloadReg*.

The status of the timer is indicated by bit *TRunning* in register *Status1Reg*.

The timer can be manually started by *TStartNow* in register *ControlReg* or manually stopped by *TStopNow* in register *ControlReg*.

Furthermore the timer can be activated automatically by setting the bit *TAuto* in the register *TModeReg* to fulfil dedicated protocol requirements automatically.

The time delay of a timer stage is the reload value +1.

Maximum time: TPrescaler = 4095, TReloadVal = 65535
=> $4096 \times 65536/6.78$ MHz = 39.59 s

**Example:**

To indicate 100 us it is required to count 678 clock cycles. This means the value for TPrescaler has to be set to TPrescaler = 677.The timer has now an input clock of 100 us. The timer can count up to 65535 timeslots of each 100 us.

# 14. Interrupt Request System

The MFRC522 indicates certain events by setting bit *IRq* in the register *Status1Reg* and additionally, if activated, by pin IRQ. The signal on pin IRQ may be used to interrupt the host using its interrupt handling capabilities. This allows the implementation of efficient host software.

The following table shows the available interrupt bits, the corresponding source and the condition for its activation. The interrupt bit *TimerIRq* in register *CommIRqReg* indicates an interrupt set by the timer unit. The setting is done when the timer decrements from 1 down to 0.

The *TxIRq* bit in register *CommIRqReg* indicates that the transmitter has finished. If the state changes from sending data to transmitting the end of the frame pattern, the transmitter unit sets the interrupt bit automatically. The CRC coprocessor sets the bit *CRCIRq* in the register *DivIRqReg* after having processed all data from the FIFO buffer. This is indicated by the bit *CRCReady* = 1.

The bit *RxIRq* in register *CommIRqReg* indicates an interrupt when the end of the received data is detected.

The bit *IdleIRq* in register *CommIRqReg* is set if a command finishes and the content of the command register changes to idle.

The bit *HiAlertIRq* in register *CommIRqReg* is set to logic 1 if the *HiAlert* bit is set to logic 1, that means the FIFO buffer has reached the level indicated by the bit *WaterLevel*.

The bit *LoAlertIRq* in register *CommIRqReg* is set to logic 1 if the *LoAlert* bit is set to logic 1, that means the FIFO buffer has reached the level indicated by the bit *WaterLevel*.

The bit *ErrIRq* in register *CommIRqReg* indicates an error detected by the contactless UART during sending or receiving. This is indicated by any bit set to logic 1 in register *ErrorReg*.

**Table 148:  Interrupt Sources**

| Interrupt bit | Interrupt Source | Is set automatically, when |
|---|---|---|
| TimerIRq | Timer Unit | the timer counts from 1 to 0 |
| TxIRq | Transmitter | a transmitted data stream ends |
| CRCIRq | CRC co-processor | all data from the FIFO buffer has been processed |
| RxIRq | Receiver | a received data stream ends |
| IdleIRq | Command Register | a command execution finishes |
| HiAlertIRq | FIFO-buffer | the FIFO-buffer is getting full |
| LoAlertIRq | FIFO-buffer | the FIFO-buffer is getting empty |
| ErrIRq | contactless UART | an error is detected |

112132

**Product data sheet** **Rev. 3.2 — 22 May 2007** **68 of 109**

## 15. Oscillator Circuitry

The clock applied to the MFRC522 acts as time basis for the coder and decoder of the synchronous system. Therefore stability of the clock frequency is an important factor for proper performance. To obtain highest performance, clock jitter has to be as small as possible. This is best achieved by using the internal oscillator buffer with the recommended circuitry. If an external clock source is used, the clock signal has to be applied to pin OSCIN. In this case special care for clock duty cycle and clock jitter is needed and the clock quality has to be verified.

**Fig 22. Quartz Connection**

# 16. Power Reduction modes

## 16.1 Hard Power-down

A Hard Power-down is enabled with LOW level on pin NRSTPD. This turns off all internal current sinks as well as the oscillator. All digital input buffers are separated from the input pads and clamped internally (except pin NRSTPD itself). The output pins are frozen at a certain value.

## 16.2 Soft Power-down

The Soft Power-down mode is entered immediately after setting the bit *PowerDown* in the register *CommandReg* to 1. All internal current sinks are switched off (including the oscillator buffer).

In opposition to the Hard Power-down mode, the digital input-buffers are not separated by the input pads and keep their functionality. The digital output pins do not change their state.

During Soft Power-down, all registers values, the FIFO's content and the configuration itself will keep its current content.

After setting bit *PowerDown* in the register *CommandReg* to 0 it takes 1024 clocks until the Soft Power-down mode is left as indicated by the *PoweDown* bit itself. Setting it to logic 0 does not immediately clear it. It is cleared automatically by the MFRC522 when the Soft Power-down mode is left.

**Remark:** If the internal oscillator is used, you have to take into account that it is supplied by AVDD and it will take a certain time $t_{osc}$ until the oscillator is stable and the clock cycles can be detected by the internal logic.
For the serial UART it is recommended to send the value 55 (hex) to the MFRC522 first. For further access to the registers the oscillator must be stable. Therefore, perform a read accesses to address 0 till the MFRC522 answers to the last read command with the register content of address 0. This indicates that the MFRC522 is active for further operation.

## 16.3 Transmitter Power-down

The Transmitter Power-down mode switches off the internal antenna drivers to turn off the RF field by setting either *Tx1RfEn* or *TX2RFEn* in the register *TXControlReg* to logic 0.

112132

**Product data sheet**

**Rev. 3.2 — 22 May 2007**

**70 of 109**

# 17. Reset and Oscillator Startup Time

## 17.1 Reset Timing Requirements

The reset signal is filtered by a hysteresis circuit and a spike filter (rejects signals shorter than 10 ns) before it enters the digital circuit. In order to perform a reset, the signal has to be low for at least 100 ns.

## 17.2 Oscillator Startup Time

Having set the MFRC522 to a Power-down mode or supplying the IC with XVDD the following figure describes the startup timing for the oscillator.

The time $t_{startup}$ defines the startup time of crystal oscillator circuit. The crystal oscillator startup time is defined by the crystal itself.

The $t_{delay}$ defines the internal delay time of the MFRC522 when the clock signal is stable before the MFRC522 can be addressed. The delay time is calculated as follows:
$t_{delay}$ [$\mu$s] = 1024/27.12 = 37.76 $\mu$s.

The time $t_{osc}$ is defined as the sum of the time $t_{delay}$ and $t_{startup}$.



**Fig 23. Oscillator Startup time.**

# 18. MFRC522 Command Set

## 18.1 General Description

The behavior is determined by a state machine capable to perform a certain set of commands. By writing the according command-code to register *CommandReg* the command is executed.

Arguments and/or data necessary to process a command are exchanged via the FIFO buffer.

## 18.2 General Behavior

- Each command, that needs a data stream (or data byte stream) as input will immediately process the data it finds in the FIFO buffer. An exception to this rule is the Transceive command. Using this command the transmission is started with the *StartSend* bit in the *BitFramingReg* register.

- Each command that needs a certain number of arguments will start processing only when it has received the correct number of arguments via the FIFO buffer.

- The FIFO buffer is not cleared automatically at command start. Therefore, it is also possible to write the command arguments and/or the data bytes into the FIFO buffer and start the command afterwards.

- Each command may be interrupted by the host by writing a new command code into register *CommandReg* e.g.: the Idle-Command.

## 18.3 MFRC522 Commands Overview

**Table 149: Command overview**

| Command | Command code | Action |
|---|---|---|
| Idle | 0000 | No action; cancels current command execution. |
| Mem | 0001 | Stores 25 byte into the internal buffer |
| Generate RandomID | 0010 | Generates a 10 byte random ID number |
| CalcCRC | 0011 | Activates the CRC co-processor or performs a selftest. |
| Transmit | 0100 | Transmits data from the FIFO buffer. |
| NoCmd Change | 0111 | No command change. This command can be used to modify different bits in the command register without touching the command. E.g. Power-down. |
| Receive | 1000 | Activates the receiver circuitry. |
| Transceive | 1100 | Transmits data from FIFO buffer to the antenna and activates automatically the receiver after transmission. |
| - | 1101 | Reserved for further use |
| MFAuthent | 1110 | Performs the MIFARE® standard authentication as a reader |
| Soft Reset | 1111 | Resets the MFRC522 |

112132

**Product data sheet** Rev. 3.2 — 22 May 2007 **72 of 109**

### 18.3.1 MFRC522 Command Description

#### 18.3.1.1 Idle Command

The MFRC522 is in Idle mode. This command is also used to terminate the actual command.

#### 18.3.1.2 Mem Command

Transfers 25 byte from the FIFO to the internal buffer.

To read out the 25 byte from the internal buffer, the command Mem with an empty FIFO buffer has to be started. In this case the 25 bytes are transferred from the internal buffer to the FIFO.

During a hard power down (reset pin) the 25 byte in the internal buffer remains unchanged but will be lost when supply power is removed from MFRC522.

This command terminates automatically when finished and the active command is idle.

#### 18.3.1.3 Generate RandomID Command

This command generates a 10 byte random number stored in the internal buffer and overwrites the 10 bytes internal 25 byte buffer. This command terminates automatically when finished and the MFRC522 returns to idle.

#### 18.3.1.4 CalcCRC Command

The content of the FIFO is transferred to the CRC co-processor and a CRC calculation is started. The result of this calculation is stored in the *CRCResultReg* register. The CRC calculation is not limited to a dedicated number of bytes. The calculation is not stopped, when the FIFO gets empty during the data stream. The next byte written to the FIFO is added to the calculation.

The pre-set value of the CRC is controlled by the *CRCPreset* bits of the *ModeReg* register and the value is loaded to the CRC co-processor when the command is started.

This command has to be terminated by writing any command to register *CommandReg* e.g. the command Idle.

If the *SelfTest* bits in the register *AutoTestReg* are set correct, the MFRC522 is in Self Test mode and starting the CalCCRC command performs a digital selftest. The result of the selftest is written to the FIFO.

#### 18.3.1.5 Transmit Command

The content of the FIFO is transmitted immediately after starting the command. Before transmitting the FIFO content all relevant register have to be set to transmit data.

This command terminates automatically when the FIFO gets empty. It can be terminated by any other command written to the command register.

#### 18.3.1.6 NoCmdChange Command

This command does not influence any ongoing command in the *CommandReg* register. It can be used to manipulate any bit except the *command* bits in the *CommandReg* register, e.g. the bits *RcvOff* or *PowerDown*.

112132

**Product data sheet** **Rev. 3.2 — 22 May 2007** **73 of 109**

### 18.3.1.7 Receive Command

The MFRC522activates the receiver path and waits for any data stream to be received. The correct settings have to be chosen before starting this command.

This command terminates automatically when the received data stream ends. This is indicated either by the end of frame pattern or by the length byte depending on the selected framing and speed.

**Remark:** If the bit *RxMultiple* in the *RxModeReg* register is set to logic 1, the Receive command does not terminate automatically. It has to be terminated by activating any other command in the *CommandReg* register.

### 18.3.1.8 Transceive Command

This circular command repeats transmitting data from the FIFO and receiving data from the RF field continuously. The first action is transmitting and after a transmission the command is changed to receive a data stream.

Each transmission process has to be started by setting bit *StartSend* in the register *BitFramingReg* to logic 1. This command has to be cleared by software by writing any command to register *CommandReg* e.g. the command idle.

**Remark:** If the bit *RxMultiple* in register *RxModeReg* is set to logic 1, this command will never leave the receiving state, because the receiving will not be cancelled automatically.

### 18.3.1.9 MFAuthent Command

This command handles the MIFARE® authentication to enable a secure communication to any MIFARE® classic card. The following data shall be written to the FIFO before the command can be activated:

- Authentication command code (60h, 61h)
- Block address
- Sector key byte 0
- Sector key byte 1
- Sector key byte 2
- Sector key byte 3
- Sector key byte 4
- Sector key byte 5
- Card serial number byte 0
- Card serial number byte 1
- Card serial number byte 2
- Card serial number byte 3

In total 12 bytes shall be written to the FIFO.

**Remark:** When the MFAuthent command is active, any FIFO access is blocked. Anyhow if there is an access to the FIFO, the bit *WrErr* in the **ErrorReg** register is set.

112132

**Product data sheet** **Rev. 3.2 — 22 May 2007** **74 of 109**

This command terminates automatically when the MIFARE® card is authenticated and the bit *MFCrypto1On* in the *Status2Reg* register is set to logic 1.

This command does not terminate automatically when the card does not answer, therefore the timer should be initialized to automatic mode. In this case, beside the bit *IdleIrq*, the bit *TimerIrq* can be used as termination criteria. During authentication processing the bit *RxIrq* and bit *TxIrq* are blocked. The *Crypto1On* bit is only valid after termination of the authent command (either after processing the protocol or after writing IDLE to the command register).

In case there is an error during authentication, the bit *ProtocolErr* in the *ErrorReg* register is set to logic 1 and the bit *Crypto1On* in register *Status2Reg* is set to logic 0.

### 18.3.1.10 SoftReset Command

This command performs a reset of the device. The configuration data of the internal buffer remains unchanged. All registers are set to the reset values. This command terminates automatically when finished.

**Remark:** The *SerialSpeedReg* register is reset and therefore the serial data rate is set to 9.6 kbps.

112132

**Product data sheet** **Rev. 3.2 — 22 May 2007** **75 of 109**

# 19. Testsignals

## 19.1 Selftest

The MFRC522 has the capability to perform a digital selftest. To start the selftest the following procedure has to be performed:

1. Perform a soft reset.

2. Clear the internal buffer by writing 25 bytes of 00h and perform the Config Command.

3. Enable the Selftest by writing the value 09h to the register *AutoTestReg*.

4. Write 00h to the FIFO.

5. Start the Selftest with the CalcCRC Command.

6. The Selftest will be performed.

7. When the Selftest is finished, the FIFO contains the following bytes:

Correct answer for register VersionReg equal to 90h:

```
00h, 87h, 98h, 0fh, 49h, FFh, 07h, 19h
BFh, 22h, 30h, 49h, 59h, 63h, ADh, CAh
7Fh, E3h, 4Eh, 03h, 5Ch, 4Eh, 49h, 50h
47h, 9Ah, 37h, 61h, E7h, E2h, C6h, 2Eh
75h, 5Ah, EDh, 04h, 3Dh, 02h, 4Bh, 78h
32h, FFh, 58h, 3Bh, 7Ch, E9h, 00h, 94h
B4h, 4Ah, 59h, 5Bh, FDh, U9h, 29h, DFh
35h, 96h, 98h, 9Eh, 4Fh, 30h, 32h, 8Dh
```

Correct answer for register VersionReg equal to 91h:

```
00h, C6h, 37h, D5h, 32h, B7h, 57h, 5Ch,
C2h, D8h, 7Ch, 4Dh, D9h, 70h, C7h, 73h,
10h, E6h, D2h, AAh, 5Eh, A1h, 3Eh, 5Ah,
14h, AFh, 30h, 61h, C9h, 70h, DBh, 2Eh,
64h, 22h, 72h, B5h, BDh, 65h, F4h, ECh,
22h, BCh, D3h, 72h, 35h, CDh, AAh, 41h,
1Fh, A7h, F3h, 53h, 14h, DEh, 7Eh, 02h,
D9h, 0Fh, B5h, 5Eh, 25h, 1Dh, 29h, 79h
```

## 19.2 Test bus

The test bus is implemented for production test purposes. The following configuration can be used to improve the design of a system using the MFRC522. The test bus allows to route internal signals to the digital interface. The test bus signals are selected by accessing *TestBusSel* in register *TestSel2Reg*.

**Table 150: TestSel2Reg register (address 07h)**

| Pins | D6 | D5 | D4 | D3 | D2 | D1 |
|---|---|---|---|---|---|---|
| Testsignal | sdata | scoll | svalid | sover | RCV_reset | - |

**Table 151:  Description of Testsignals**

| Pins | Testsignal | Description |
| --- | --- | --- |
| D6 | sdata | shows the actual received data stream. |
| D5 | scoll | shows if in the actual bit a collision has been detected (106 kbit/s only) |
| D4 | svalid | shows if sdata and scoll are valid |
| D3 | sover | shows that the receiver has detected a stop condition |
| D2 | RCV_reset | shows if the receiver is reset |
| D1 | - | reserved |

**Table 152:  TestSel2Reg register (address 0Dh)**

| Pins | D6 | D5 | D4 | D3 | D2 | D1 |
| --- | --- | --- | --- | --- | --- | --- |
| Testsignal | clkstable | clk27/8 | - | - | clk27 | - |

**Table 153:  Description of Testsignals**

| Pins | Testsignal | Description |
| --- | --- | --- |
| D6 | clkstable | shows if the oscillator delivers a stable signal. |
| D5 | clk27/8 | shows the output signal of the oscillator divided by 8 |
| D4 to D3 | - | reserved |
| D2 | clk27 | shows the output signal of the oscillator |
| D1 | - | reserved |

## 19.3  Testsignals at pin AUX

With the MFRC522, the user may select internal signals to measure them at pin AUX. These measurements can be helpful during the design-in phase to optimise the design or for test purpose.

Table 154 shows an overview of the signal that can be switched to pin AUX1 or AUX2 by setting *SelAux1* or *SelAux2* in the register *AnalogTestReg*.

Please also refer to register *AnalogSelAux*.

**Remark:** The DAC has a current output. It is recommended to use a 1 kΩ pull-down resistance at pins AUX1/AUX2.

**Table 154:  Testsignals description**

| SelAux | Description for Aux1 / Aux2 |
| --- | --- |
| 0000 | Tristate |
| 0001 | DAC: register TestDAC 1/2 |
| 0010 | DAC: testsignal corr1 |
| 0011 | Reserved |
| 0100 | DAC: testsignal MinLevel |
| 0101 | DAC: ADC_I |
| 0110 | DAC: ADC_Q |
| 0111 - 1001 | Reserved |
| 1010 | High |
| 1011 | low |

**Table 154: Testsignals description**

| SelAux | Description for Aux1 / Aux2 |
|--------|----------------------------|
| 1100 | TxActive |
| 1101 | RxActive |
| 1110 | Subcarrier detected |
| 1111 | TstBusBit |

112132

**Product data sheet** **Rev. 3.2 — 22 May 2007** **78 of 109**

### 19.3.1 Example: Output TestDAC 1 on AUX1 and TestDAC 2 on AUX2

Register *AnalogTestReg* is set to 11h. The output of AUX1 corresponds to the TestDAC 1 and the output of AUX2 to the TestDAC 2. The value of TestDAC 1 and TestDAC 2 is controlled by register *TestDAC1Reg* and *TestDAC2Reg*.

Figure 24 shows *TestDAC1Reg* programmed with a slope from 00h to 3Fh. *TestDAC2Reg* has been programmed with a rectangular signal with values of 00h and 3Fh.



**Fig 24. Output TestDAC 1 on AUX1 and TestDAC 2 on AUX2**

### 19.3.2 Example: Output Testsignal Corr1 on AUX1 and MinLevel on AUX2

The following Figure 25 shows the test signal Corr 1 and the test signal MinLevel. The *AnalogTestReg* is set to 24h. The output of AUX1 corresponds to the Corr1 signal and AUX2 to the MinLevel.

112132

**Product data sheet** Rev. 3.2 — 22 May 2007 **79 of 109**

**Fig 25. Output Testsignal Corr1 on AUX1 and MinLevel on AUX2.**

### 19.3.3 Example: Output ADC channel I on AUX 1 and ADC channel Q on AUX 2

Figure 26 shows the ADC_I and ADC_Q channel behaviour. The *AnalogTestReg* is set to 56h.



**Fig 26. Output ADC channel I on AUX 1 and ADC channel Q on AUX 2.**

112132

**Product data sheet**

**Rev. 3.2 — 22 May 2007**

**80 of 109**

### 19.3.4  Example: Output RxActive on AUX 1 and TxActive on AUX 2

The following Figure 27 shows the RXActive and TXActive signal in accordance to the RF communication. The *AnalogTestReg* was set to CDh.

**Remark:**  At 106 kbit/s, RxActive is HIGH during databits, parity and CRC reception. Startbits are not included.
At 106 kbit/s, TxActive is HIGH during startbits, databits, parity and CRC transmission.
At 212, 424 and 848 kbit/s, RxActive is HIGH during datbits and CRC reseption. Startbits are not included.
At 212, 424 and 848 kbit/s, TxActive is HIGH during databits and CRC transmission.



**Fig 27.  Output RxActive on AUX 1 and TxActive on AUX 2.**

### 19.3.5 Example: Output Rx Data Stream on AUX 1 and AUX 2

The following Figure 28 shows the actual received data stream. *TestSel2Reg* is set to 07h to enable certain digital test data on D1-D6 (see Section 19.2 "Test bus"). The register *TestSel1Reg* is set to 06h (D6 = sdata) and *AnalogTestReg* is set to FFh to output the received data stream to pin AUX1 and AUX2.



**Fig 28. Output Rx data stream on AUX 1 and AUX 2.**

## 19.4 PRBS (Pseudo-Random Binary Sequence)

Enables the PRBS9 or PRBS15 sequence according to ITU-TO150. To start the transmission of the defined datastream the command TRANSMIT has to be activated. The preamble/Sync byte/start bit/parity bit are generated automatically depending on the selected mode.

**Remark:** All relevant register to transmit data have to be configured before entering PRBS mode according ITU-TO150.

## 20. Limiting values

**Table 155. Limiting values**

*In accordance with the Absolute Maximum Rating System (IEC 60134).*

| Symbol | Parameter | Conditions | Min | Max | Unit |
|---|---|---|---|---|---|
| $AV_{DD}$ $DV_{DD}$ $PV_{DD}$ $TV_{DD}$ $SV_{DD}$ | Supply voltage | | -0.5 | +4.0 | V |
| $V_{in}$ | Input voltage | for all input-pins except MFIN and Rx | $PV_{SS}$ -0.5 | $PV_{DD}$ +0.5 | V |
| $V_{in,MFIN}$ | Input voltage | for MFIN pin only | $PV_{SS}$-0.5 | $SV_{DD}$+0.5 | V |
| $P_{tot}$ | Total power dissipation per package ($V_{BUS}$ and $DV_{DD}$ in short cut mode) | | - | 200 | mW |
| $T_J$ | Junction temperature range | | | 100 | °C |
| ESDH | ESD Susceptibility (Human Body model) | 1500 $\Omega$, 100 pF; JESD22-A114-B | | 2000 | V |
| ESDM | ESD Susceptibility (Machine model) | 0.75 $\mu$H, 200 pF; JESD22-A114-A | | 200 | V |

## 21. Recommended operating conditions

**Table 156: Operating conditions**

| Symbol | Parameter | Conditions | | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|---|
| $T_{amb}$ | Ambient Temperature | HVQFN32 | | -25 | - | +85 | °C |
| $AV_{DD}$ $DV_{DD}$ $TV_{DD}$ | Supply Voltage | $AV_{SS} = DV_{SS} = PV_{SS}=$ $TV_S = 0$ V, $PV_{DD} \leq AV_{DD} =$ $DV_{DD} =TV_{DD}$ | [2] | 2.5 | 3.3 | 3.6 | V |
| $PV_{DD}$ | | | [3] | 1.6 | 1.8 | 3.6 | V |

[1]    Supply voltages below 3 V reduces the performance (e.g. the achievable operating distance).

[2]    $AV_{DD}$, $DV_{DD}$ and $TV_{DD}$ shall always be on the same voltage level.

[3]    $PV_{DD}$ shall always be on the same or lower voltage level than $DV_{DD}$.

## 22. Thermal characteristics

**Table 157: Thermal characteristics**

| Symbol | Parameter | Conditions | Package | Typ | Unit |
|---|---|---|---|---|---|
| $R_{thj-a}$ | Thermal resistance from junction to ambient | In still air with exposed pad soldered on a 4 layer Jedec PCB | HVQFN32 | 40 | K/W |

# 23. Characteristics

## 23.1 Input Pin Characteristics

### 23.1.1 Input Pin characteristics for pins EA, I2C and NRESET

**Table 158: Input Pin characteristics for pins EA, I2C and NRESET**

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| $I_{Leak}$ | Input Leakage current | | -1 | - | 1 | $\mu$A |
| $V_{IH}$ | Input voltage High | | 0.7 $PV_{DD}$ | - | - | V |
| $V_{IL}$ | Input voltage Low | | - | - | 0.3 $PV_{DD}$ | V |

### 23.1.2 Input Pin characteristics for pin MFIN

**Table 159: Input Pin characteristics for MFIN**

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| $I_{Leak}$ | Input Leakage current | | -1 | - | 1 | $\mu$A |
| $V_{IH}$ | Input voltage High | | 0.7 $SV_{DD}$ | - | - | V |
| $V_{IL}$ | Input voltage Low | | - | - | 0.3 $SV_{DD}$ | V |

### 23.1.3 Input/Output Pin characteristics for pins D1, D2, D3, D4, D5, D6 and D7

**Table 160: Input/Output Pin characteristics for pins D1, D2, D3, D4, D5, D6 and D7**

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| $I_{Leak}$ | Input Leakage current | | -1 | - | 1 | $\mu$A |
| $V_{IH}$ | Input voltage High | | 0.7 $PV_{DD}$ | - | - | V |
| $V_{IL}$ | Input voltage Low | | - | - | 0.3 $PV_{DD}$ | V |
| $V_{OH}$ | Output voltage HIGH | $PV_{DD}$ = 3 V, $I_O$ = 4 mA | $PV_{DD}$ -400 mV | - | $PV_{DD}$ | V |
| $V_{OL}$ | Output voltage LOW | $PV_{DD}$ = 3 V, $I_O$ = 4 mA | $PV_{SS}$ | - | $PV_{SS}$ +400 mV | V |
| $I_{OH}$ | Output current drive HIGH | $PV_{DD}$ = 3 V | - | - | 4 | mA |
| $I_{OL}$ | Output current drive LOW | $PV_{DD}$ = 3 V | - | - | 4 | mA |

### 23.1.4 Input Pin characteristics for pin SDA

**Table 161: Input Pin characteristics for pin SDA**

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| $I_{Leak}$ | Input Leakage current | | -1 | - | 1 | $\mu$A |
| $V_{IH}$ | Input voltage High | | 0.7 $PV_{DD}$ | - | - | V |
| $V_{IL}$ | Input voltage Low | | - | - | 0.3 $PV_{DD}$ | V |

### 23.1.5 Output Pin characteristics for Pin MFOUT

**Table 162: Output Pin characteristics for Pin MFOUT**

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| $V_{OH}$ | Output voltage HIGH | $SV_{DD}$ = 3 V, $I_O$ = 4 mA | $SV_{DD}$ -400 mV | - | $SV_{DD}$ | V |
| $V_{OL}$ | Output voltage LOW | $SV_{DD}$ = 3 V, $I_O$ = 4 mA | $SV_{SS}$ | - | $PV_{SS}$ +400 mV | V |
| $I_{OL}$ | Output current drive LOW | $SV_{DD}$ = 3 V | - | - | 4 | mA |
| $I_{OH}$ | Output current drive HIGH | $SV_{DD}$ = 3 V | - | - | 4 | mA |

### 23.1.6 Output Pin characteristics for Pin IRQ

**Table 163: Output Pin characteristics for Pin IRQ**

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| $V_{OH}$ | Output voltage HIGH | $PV_{DD}$ = 3 V, $I_O$ = 4 mA | $PV_{DD}$ -400 mV | - | $PV_{DD}$ | V |
| $V_{OL}$ | Output voltage LOW | $PV_{DD}$ = 3 V, $I_O$ = 4 mA | $PV_{SS}$ | - | $PV_{SS}$ +400 mV | V |
| $I_{OL}$ | Output current drive LOW | $PV_{DD}$ = 3 V | - | - | 4 | mA |
| $I_{OH}$ | Output current drive HIGH | $PV_{DD}$ = 3 V | - | - | 4 | mA |

### 23.1.7 Input Pin characteristics for Pin Rx

**Table 164: Input Pin characteristics for Pin Rx**

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| $V_{IN,RX}$ | Input voltage range | | -1 | - | $AV_{DD}$ +1 V | V |
| $C_{IN,RX}$ | RX Input capacitance | $AV_{DD}$ = 3 V, Receiver active, $V_{RX}$ = 1 $V_{PP}$, 1.5 $V_{DC}$ offset | - | 10 | - | pF |
| $R_{IN,RX}$ | RX Input Series resistance | $AV_{DD}$ = 3 V, Receiver active, $V_{RX}$ = 1 $V_{PP}$, 1.5 $V_{DC}$ offset | - | 350 | - | $\Omega$ |

[1] The voltage on RX in clamped by internal diodes to $AV_{SS}$ and $AV_{DD}$.

### 23.1.8 Input Pin characteristics for pin OSCIN

**Table 165: Input Pin characteristics for OSCIN**

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| $I_{Leak}$ | Input Leakage current | | -1 | - | 1 | $\mu$A |

**Table 165: Input Pin characteristics for OSCIN**

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| $V_{IH}$ | Input voltage High | | 0.7 $AV_{DD}$ | - | - | V |
| $V_{IL}$ | Input voltage Low | | - | - | 0.3 $AV_{DD}$ | V |
| $C_{OSCIN}$ | Input capacitance | $AV_{DD}$ = 2.8 V, $V_{DC}$ = 0.65 V, $V_{AC}$ = 1 $V_{PP}$ | - | 2 | - | pF |

### 23.1.9 Output Pin characteristics for Pins AUX1 and AUX2

**Table 166: Output Pin characteristics for Pins AUX1 and AUX2**

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| $V_{OH}$ | Output voltage HIGH | $DV_{DD}$ = 3 V, $I_O$ = 4 mA | $DV_{DD}$ -400 mV | - | $DV_{DD}$ | V |
| $V_{OL}$ | Output voltage LOW | $DV_{DD}$ = 3 V, $I_O$ = 4 mA | $DV_{SS}$ | - | $DV_{SS}$ +400 mV | V |
| $I_{OL}$ | Output current drive LOW | $DV_{DD}$ = 3 V | - | - | 4 | mA |
| $I_{OH}$ | Output current drive HIGH | $DV_{DD}$ = 3 V | - | - | 4 | mA |

### 23.1.10 Output Pin characteristics for Pins TX1 and TX2

**Table 167: Output Pin characteristics for Pins TX1 and TX2**

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| $V_{OH,C32,3V}$ | Output voltage HIGH | $TV_{DD}$ = 3 V and $I_{TX}$ = 32 mA, $CWGsP$ = 3Fh | $TV_{DD}$ -150 mV | - | - | mV |
| $V_{OH,C80,3V}$ | | $TV_{DD}$ = 3 V and $I_{TX}$ = 80 mA, $CWGsP$ = 3Fh | $TV_{DD}$ -400 mV | - | - | mV |
| $V_{OH,C32,2V5}$ | | $TV_{DD}$ = 2.5 V and $I_{TX}$ = 32 mA, $CWGsP$ = 3Fh | $TV_{DD}$ -240 mV | - | - | mV |
| $V_{OH,C80,2V5}$ | | $TV_{DD}$ = 2.5 V and $I_{TX}$ = 80 mA, $CWGsP$ = 3Fh | $TV_{DD}$ -640 mV | - | - | mV |
| $V_{OL,C32,3V}$ | Output voltage LOW | $TV_{DD}$ = 3 V and $I_{TX}$ = 32 mA, $CWGsP$ = 0Fh | - | - | 150 | mV |
| $V_{OL,C80,3V}$ | | $TV_{DD}$ = 3 V and $I_{TX}$ = 80 mA, $CWGsP$ = 0Fh | - | - | 400 | mV |
| $V_{OL,C32,2V5}$ | | $TV_{DD}$ = 2.5 V and $I_{TX}$ = 32 mA, $CWGsP$ = 0Fh | - | - | 240 | mV |
| $V_{OL,C80,2V5}$ | | $TV_{DD}$ = 2.5 V and $I_{TX}$ = 80 mA, $CWGsP$ = 0Fh | - | - | 640 | mV |

112132

**Product data sheet**        Rev. 3.2 — 22 May 2007        **86 of 109**

## 23.2 Current Consumption

**Table 168: Current Consumption**

| Symbol | Parameter | Conditions | | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|---|
| $I_{HPD}$ | Hard Power-down Current | $AV_{DD} = DV_{DD} = TV_{DD} = PV_{DD} = 3$ V, $N_{RESET} = LOW$ | [4] | - | - | 5 | μA |
| $I_{SPD}$ | Soft Power-down Current | $AV_{DD} = DV_{DD} = TV_{DD} = PV_{DD} = 3$ V | [4] | - | - | 10 | μA |
| $I_{DVDD}$ | Digital Supply Current | $DV_{DD} = 3$ V | | - | 6.5 | 9 | mA |
| $I_{AVDD}$ | Analog Supply Current | $AV_{DD} = 3$ V, bit *RCVOff* = 0 | | - | 7 | 10 | mA |
| $I_{AVDD,RCVOFF}$ | Analog Supply Current, receiver switched off | $AV_{DD} = 3$ V, bit *RCVOff* = 1 | | - | 3 | 5 | mA |
| $I_{PVDD}$ | Pad Supply Current | | [2] | - | - | 40 | mA |
| $I_{TVDD}$ | Transmitter Supply Current | Continuous Wave | [1][3] | - | 60[5] | 100 | mA |
| $I_{SVDD}$ | MFIN/MFOUT Pad Supply Current | | [6] | - | - | 4 | mA |

[1]   $I_{TVDD}$ depends on $TV_{DD}$ and the external circuitry connected to Tx1 and Tx2

[2]   $I_{PVDD}$ depends on the overall load at the digital pins.

[3]   During operation with a typical circuitry the overall current is below 100 mA.

[4]   $I_{SPD}$ and $I_{HPD}$ are the total currents over all supplies.

[5]   Typical value using a complementary driver configuration and an antenna matched to 40 $\Omega$ between TX1 and TX2 at 13.56 MHz

[6]   $I_{SVDD}$ depends on the load at the MFOUT pin.

112132

**Product data sheet**

**Rev. 3.2 — 22 May 2007**

**87 of 109**

### 23.3 RX Input Voltage Range

**Table 169:** **RX Input Voltage Range**

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| $V_{RX,MinIV,Man}$ | Minimum Input voltage, Manchester Coded | $AV_{DD} = 3$ V | - | 100 | - | mVpp |
| $V_{RX,MaxIV,Man}$ | Maximum Input voltage, Manchester Coded | $AV_{DD} = 3$ V | - | 4 | - | Vpp |

Figure 29 outlines the voltage definitions.



**Fig 29. RX Input Voltage Range**

### 23.4 RX Input Sensitivity

**Table 170:** **RX Input Sensitivity**

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| $V_{RXMod,Man}$ | Minimum modulation voltage | $AV_{DD} = 3$ V, RxGain = 7 | - | 5 | - | mV |

Figure 29 outlines the voltage definitions.

### 23.5 Clock Frequency

**Table 171:** **Clock Frequency**

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| $f_{OSCIN}$ | Clock Frequency | | - | 27.12 | - | MHz |
| $d_{FEC}$ | Duty Cycle of Clock Frequency | | 40 | 50 | 60 | % |
| $t_{jitter}$ | Jitter of Clock Edges | | - | - | 10 | ps, RMS |

112132

**Product data sheet**

**Rev. 3.2 — 22 May 2007**

**88 of 109**

### 23.6 XTAL Oscillator

**Table 172: XTAL Oscillator**

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| $V_{OH,OSCOUT}$ | Output Voltage High XTAL2 | | - | 1.1 | - | V |
| $V_{OL,OSCOUT}$ | Output Voltage Low XTAL2 | | - | 0.2 | - | V |
| $C_{IN,OSCOUT}$ | Input capacitance OSCOUT | | - | 2 | - | pF |
| $C_{IN,OSCIN}$ | Input capacitance OSCIN | | - | 2 | - | pF |

### 23.7 Typical 27.12 MHz Crystal Requirements

**Table 173: XTAL Oscillator**

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| $f_{XTAL}$ | XTAL Frequency Range | | - | 27.12 | - | MHz |
| ESR | XTAL Equivalent Series resistance | | - | - | 100 | $\Omega$ |
| $C_L$ | XTAL Load capacitance | | - | 10 | - | pF |
| $P_{XTAL}$ | XTAL Drive Level | | - | 50 | 100 | W |

## 23.8 Timing for the SPI compatible interface

**Table 174: Timing Specification for SPI**

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|--------|-----------|------------|-----|-----|-----|------|
| $t_{SCKL}$ | SCK low pulse width | | 50 | - | | ns |
| $t_{SCKH}$ | SCK high pulse width | | 50 | - | | ns |
| $t_{SHDX}$ | SCK high to data changes | | 25 | - | | ns |
| $t_{DXSH}$ | data changes to SCK high | | 25 | - | | ns |
| $t_{SLDX}$ | SCK low to data changes | | - | | 25 | ns |
| $t_{SLNH}$ | SCK low to NSS high | | 0 | - | | ns |

**Remark:** The signal NSS has to be low to be able to send several bytes in one datastream.

To send more than one datastream NSS has to be set to HIGH level in between the data streams.

**Fig 30. Timing Diagram for SPI.**

## 23.9 I²C Timing

**Table 175. Overview I²C Timing in Fast mode**

| Symbol | Parameter | Fast mode | | High speed mode | | Unit |
|--------|-----------|-----------|-----|-----------------|-----|------|
| | | Min | Max | Min | Max | |
| $f_{SCL}$ | SCL clock frequency | 0 | 400 | 0 | 3400 | kHz |
| $t_{HD;STA}$ | Hold time (repeated) START condition. After this period, the first clock pulse is generated | 600 | - | 160 | - | ns |
| $t_{SU;STA}$ | Set-up time for a repeated START condition | 600 | - | 160 | - | ns |
| $t_{SU;STO}$ | Set-up time for STOP condition | 600 | - | 160 | - | ns |
| $t_{LOW}$ | LOW period of the SCL clock | 1300 | - | 160 | - | ns |
| $t_{HIGH}$ | HIGH period of the SCL clock | 600 | - | 60 | - | ns |
| $t_{HD;DAT}$ | Data hold time | 0 | 900 | 0 | 70 | ns |
| $t_{SU;DAT}$ | Data set-up time | 100 | - | 10 | - | ns |
| $t_{rscl}$ | Rise time SCL signals | 20 | 300 | 10 | 40 | ns |
| $t_{fscl}$ | Fall time SCL signals | 20 | 300 | 10 | 40 | ns |
| $t_{rsda}$ | Rise time of both SDA and SCL signals | 20 | 300 | 10 | 80 | ns |
| $t_{fsda}$ | Fall time of both SDA and SCL signals | 20 | 300 | 10 | 80 | ns |
| $t_{BUF}$ | Bus free time between a STOP and START condition | 1.3 | - | 1.3 | - | µs |



**Fig 31. Timing for F/S mode devices on the I²C-bus.**

## 24. Application information

The figure below shows a typical circuit diagram, using a complementary antenna connection to the MFRC522.

The antenna tuning and RF part matching is described in the application note Ref. 1 and Ref. 2.



**Fig 32. Typical Application Circuit Diagram**

## 25. Package outline

HVQFN32: plastic thermal enhanced very thin quad flat package; no leads;
32 terminals; body 5 x 5 x 0.85 mm

SOT617-1



**DIMENSIONS (mm are the original dimensions)**

| UNIT | A[1] max. | A$_1$ | b | c | D[1] | D$_h$ | E[1] | E$_h$ | e | e$_1$ | e$_2$ | L | v | w | y | y$_1$ |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| mm | 1 | 0.05 0.00 | 0.30 0.18 | 0.2 | 5.1 4.9 | 3.25 2.95 | 5.1 4.9 | 3.25 2.95 | 0.5 | 3.5 | 3.5 | 0.5 0.3 | 0.1 | 0.05 | 0.05 | 0.1 |

**Note**

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES | | | | EUROPEAN PROJECTION | ISSUE DATE |
|---|---|---|---|---|---|---|
| | IEC | JEDEC | JEITA | | | |
| SOT617-1 | - - - | MO-220 | - - - | | | ~~01-08-08~~ 02-10-18 |

**Fig 33. Package outline package version (HVQFN32)**

112132

**Product data sheet**

Rev. 3.2 — 22 May 2007

93 of 109

## 26. Handling information

Moisture Sensitivity Level (MSL) Evaluation has been performed according to SNW-FQ-225B rev.04/07/07 (JEDEC J-STD-020C). MSL for this package is level 1 which means 260 °C convection reflow temperature.

Dry pack is not required.

Unlimited out of pack Floor Life at maximum ambient 30 °C/85%RH.

112132

**Product data sheet**

**Rev. 3.2 — 22 May 2007**

**94 of 109**

## 27. Packing information



**Fig 34. Packing Information 1 Tray**

**Fig 35. Packing Information 5Tray**

# 28. Abbreviations

**Table 176: Abbreviations**

| Acronym | Description |
|---|---|
| ASK | Amplitude Shift keying |
| PCD | Proximity Coupling Device. Definition for a Card reader/writer according to the ISO/IEC 14443 specification. |
| PICC | Proximity Cards. Definition for a contactless Smart Card according to the ISO/IEC 14443 specification. |
| PCD Æ PICC | Communication flow between a PCD and a PICC according to the ISO/IEC 14443A/MIFARE® |
| PICCÆ PCD | Communication flow between a PICC and a PCD according to the ISO/IEC 14443A/MIFARE®. |
| Modulation Index | The modulation index is defined as the voltage ratio (Vmax - Vmin)/ (Vmax + Vmin). |
| Loadmodulation Index | The load modulation index is defined as the card's voltage ratio (Vmax - Vmin)/ (Vmax + Vmin) measured at the card's coil. |

# 29. References

**[1]    AN - MFRC52x Reader IC Family Directly Matched Antenna Design —**
Application note for Mifare MFRC52x Reader IC Antenna Design

**[2]    AN - Mifare(14443A) 13,56 MHz RFID Proximity Antennas —**
Application note for Mifare Proximity Antenna Design

112132

**Product data sheet**

**Rev. 3.2 — 22 May 2007**

**97 of 109**

# 30. Revision history

**Table 177: Revision history**

| Document ID | Release date | Data sheet status | Change notice | Doc. number | Supersedes |
|---|---|---|---|---|---|
| 112132 | Mai 2007 | Product datasheet | 200705005F | | Revision 3.1 |
| | • correction Interface PIN order in Table 135 "Connection Scheme for detecting the different Interface Types" <br> • correction Table 137 <br> • removed D0 from Table 150, Table 151, Table 152, Table 153 <br> • removed 212, 424, 848 kbaud from Table 169 <br> • correction typical application circuit diagram Figure 32 <br> • add selftest answer for version reg. 91h in Section 19.1 "Selftest" (see CPCN 200705005F) | | | | |
| 112131 | September 2006 | Product datasheet | | | Revision 3.0 |
| | • Introduction new NXP data sheet layout <br> • Add Section 4 "Quick reference data" <br> • Characterization up to 848 kbit/s <br> • Add notes to Table 3 "Pin description" <br> • Correction RFU description in Table 6 "Behavior of Register Bits and its Designation" <br> • Correction access rights of bits 6-4 and 2-0 in Table 33 "BitFramingReg register (address 0Dh); reset value: 00h" <br> • Correction DTRQ to Output in Table 135 "Connection Scheme for detecting the different Interface Types" <br> • Combined "Absolute Maximum Ratings" and "ESD Characteristics" in Section 20 "Limiting values" <br> • Renamed Table 161 "Input Pin characteristics for pin SDA" and delete "$V_{OL}$ and $I_{OL}$" | | | | |
| 112130 | December 2005 | Product data sheet | | | Revision 2.1 |
| | • Document status changed to product specification <br> • Change Ordering Information Chapter 5 <br> • Add Handling Information Chapter 26 <br> • Add Packing Information Chapter 27 <br> • Add Test Signal Examples in Chapter 19.3 | | | | |
| 112121 | September 2005 | | | | Revision 2.0 |
| | •  TxSelReg - bit DriverSel - combination 10 | | | | |
| 112120 | July 2005 | Preliminary data sheet | | | Revision 1.0 |
| | • Document status chacnged to preliminary specification <br> • add package web-link (chapter 25) <br> • add ordering information (chapter 5) | | | | |
| 112110 | July 2005 | Objective data sheet | | | Revision 0.4 |
| | • Document status changed to objective specification <br> • changes in various register descriptions <br> • SVDD Pin (chapter 7.2) <br> • ParityDisable bit (chapter 9.2.1.14) <br> • add MFIN / MFOUT description (chapter 11.4) <br> • various spelling corrections | | | | |
| 112104 | November 2004 | | | | Revision 0.3 |

**Table 177: Revision history** *…continued*

| Document ID | Release date | Data sheet status | Change notice | Doc. number | Supersedes |
|---|---|---|---|---|---|
| | | • temporary remove type ordering information | | | |
| | | • changes in register description | | | |
| | | • adaptation figure 22 | | | |
| 112103 | October 2004 | | | | |
| | | • changes in register description | | | |

# 31. Legal information

## 31.1 Data sheet status

| Document status[1][2] | Product status[3] | Definition |
|---|---|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

## 31.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

## 31.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

## 31.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**MIFARE®** — is a registered trademark of NXP B.V.

## 32. Contact information

For additional information, please visit: **http://www.nxp.com**

For sales office addresses, send an email to: **sales.addresses@www.nxp.com**

**continued >>**

112132

**Product data sheet**

**Rev. 3.2 — 22 May 2007**

**101 of 109**

# Notes

# 33. Tables

# 34. Figures

# 35. Contents

founded by

**PHILIPS**

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

founded by

**PHILIPS**