

### Features

- FAX and Modem interface V.34(33k6)
- Externally programmable line and network balance impedances
- Programmable DC termination characteristics
- IEC950 recognised component
- Transformerless 2-4 Wire conversion
- Integral Loop Switch
- Dial Pulse and DTMF operation
- Accommodates parallel phone detection
- Line state detection outputs:-  
loop current/ringing voltage/line voltage
- Single +5V operation, low on-hook power (35mW)
- Full duplex voice and data transmission
- On-Hook reception from the line
- Approvable to UL1950
- Industrial temperature range available

### Applications

Interface to Central Office or PABX line for:

- FAX/Modem (including software modems)
- Electronic Point of Sale
- Security System
- Telemetry
- Set Top Boxes

DS5132

ISSUE 9

October 2001

### Package Information

MH88435AD-P      28 Pin DIL Package  
0°C to +70°C

### Description

The Zarlink MH88435 Data Access Arrangement (D.A.A.) provides a complete interface between audio or data transmission equipment and a telephone line. All functions are integrated into a single thick film hybrid module which provides high voltage isolation, very high reliability and optimum circuit design, needing a minimum of external components.

The impedance and network balance are externally programmable, as are the DC termination characteristics, making the device suitable for most countries worldwide.




Figure 1 - Functional Block Diagram




Figure 2 - Pin Connections

Pin Description

Pin #	Name	Description
1	NB1	<b>Network Balance 1.</b> External passive components must be connected between this pin and NB2.
2	NB2	<b>Network Balance 2.</b> External passive components must be connected between this pin and NB1.
3	VR+	<b>Differential Receive (Input).</b> Analog input from modem/fax chip set.
4	VR-	<b>Differential Receive (Input).</b> Analog input from modem/fax chip set.
5	VX	<b>Transmit (Output).</b> Ground referenced (AGND) output to modem/fax chip set, biased at +2.0V.
6	LC	<b>Loop Control (Input).</b> A logic 1 applied to this pin activates internal circuitry which provides a DC termination across Tip and Ring. This pin is also used for dial pulse application.
7	ZA	<b>Line Impedance.</b> Connect impedance matching components from this pin to Ground (AGND).
8	AGND	<b>Analog Ground.</b> 4-Wire ground. Connect to earth.
9	V <sub>CC</sub>	<b>Positive Supply Voltage.</b> +5V.
10	VBIAS	<b>Internal Reference Voltage.</b> +2.0V reference voltage. This pin should be decoupled externally to AGND, typically with a 10µF 6.3V capacitor.
11	LOOP	<b>Loop (Output).</b> The output voltage on this pin is proportional to the line voltage across Tip - Ring, scaled down by a factor of 50.
12, 14, 17, 20, 23, 26	IC	<b>Internal Connection.</b> No connection should be made to this pin externally.
13	RS	<b>Ringing Sensitivity.</b> Connecting a link or resistor between this pin and LOOP (pin 11) will vary the ringing detection sensitivity of the module.
15	LCD	<b>Loop Condition Detect (Output).</b> Indicates the status of loop current.
16	RV	<b>Ringing Voltage Detect (Output).</b> The RV output indicates the presence of a ringing voltage applied across the Tip and Ring leads.

**Pin Description (continued)**

18, 19	NP	<b>No Pin.</b> Isolation barrier, no pin fitted in this position.
21, 22	SC	<b>Short Circuit.</b> These two pins should be connected to each other via a 0Ω link.
24	VLOOP2	<b>Loop Voltage Control Node 2.</b> Used to set DC termination characteristics.
25	VLOOP1	<b>Loop Voltage Control Node 1.</b> Used to set DC termination characteristics.
27	RING	<b>Ring Lead.</b> Connects to the “Ring” lead of the telephone line.
28	TIP	<b>Tip Lead.</b> Connects to the “Tip” lead of the telephone line.

**Functional Description**

The device is a Data Access Arrangement (D.A.A.). It is used to correctly terminate a 2-Wire telephone line. It provides a signalling link and a 2-4 Wire line interface between an analog loop and subscriber data transmission equipment, such as Modems, Facsimiles (Fax's), Remote Meters, Electronic Point of Sale equipment and Set Top Boxes.

**Isolation Barrier**

The device provides an isolation barrier capable of meeting the supplementary barrier requirements of the international standard IEC 950 and the national variants of this scheme such as EN 60950 for European applications and UL 1950 for North American applications and is classified as a Telecom Network Voltage (TNV) circuit.

**External Protection Circuit**

An External Protection Circuit assists in preventing damage to the device and the subscriber equipment, due to over-voltage conditions. See Application Note, MSAN-154 for recommendations.

**Suitable Markets**

The MH88435 has features such as programmable input and network balance impedance, programmable DC termination and a supplementary isolation barrier that makes it ideal for use throughout the world.

There are a small number of countries with a 100MΩ leakage requirement that this device does not meet. These are Belgium, Greece, Italy, Luxembourg and Spain.

France's current limit specification and Germany's dial pulse requirements are met by the MH88437. This device is pin for pin compatible with the MH88435.

Approval specifications are regularly changing and the relevant specification should always be consulted before commencing design.

**Line Termination**

When Loop Control (LC) is at a logic 1, a line termination is applied across Tip and Ring. The device is off-hook and DC loop current will flow. The line termination consists of both a DC line termination and an AC input impedance. It is used to terminate an incoming call, seize the line for an outgoing call, or if it is applied and disconnected at the required rate, can be used to generate dial pulses.

The DC termination is approximately 300Ω resistance, which is loop current dependent. It can be programmed to meet different national requirements. For normal operation Pin 22 and Pin 21 should be linked, and a resistor (R2) should be fitted between VLOOP1 and VLOOP2 as shown in Figure 5.

The approval specification will give a DC mask characteristic that the equipment will need to comply to. The DC mask specifies the amount of current the DAA can source for a given voltage across tip and ring. Figure 3 shows how the voltage across tip and ring varies with different resistors (R2) for a given loop current.

The AC input impedance should be set by the user to match the line impedance.




Figure 3 - DC Programming Capabilities

**Input Impedance**

The MH88435 has a programmable input impedance set by fitting external components between the ZA pin and AGND.

For complex impedances the configuration shown in Figure 4 is most commonly found.




Figure 4 - Complex Impedances

To find the external programming components for configuration 4, the following formula should be used:

$$Z_{ext} = [(10 \times R1) - 1k3] + [10 \times R2] / (C1/10)$$

e.g. If the required input impedance =  $220\Omega + (820\Omega // 115nF)$ , the external network to be connected to ZA will be:

$$Z_{ext} = 900\Omega + (8k2\Omega // 12nF)$$

Where the input impedance ( $Z$ ) =  $600R$  the equation can be simplified to:

$$Z_{ext} = (10 \times Z) - 1k3\Omega$$

$$Z_{ext} = 4k7\Omega$$

Note: A table of commonly used impedances can be found in the DAA Application's document MSAN-154.

$Z_{ext}$  = external network connected between ZA and AGND,  $Z_{int} = 1.3k\Omega$  (internal resistance).

**Network Balance**

The network balance impedance of the device can be programmed by adding external components between NB1 and NB2. For countries where the balance impedance matches the line impedance, a  $15k\Omega$  resistor should be added between NB1 and NB2.

**Ringling Voltage Detection**

The sensitivity of the ringing voltage detection circuitry can be adjusted by applying an external resistor between the RS and LOOP pins. With a short circuit, the threshold sensitivity is  $\sim 10V_{rms}$  R7 can be calculated using the equation:

$R7 = 30 \text{ k}\Omega \times (\text{Desired Threshold Voltage} - 10\text{Vrms})$

Therefore, 300k  $\text{k}\Omega$  gives  $\sim 20\text{Vrms}$  and 600k  $\text{k}\Omega$  gives  $\sim 30\text{Vrms}$

An AC ringing voltage across Tip and Ring will cause RV to output TTL pulses at the ringing frequency, with an envelope determined by the ringing cadence.

### Parallel Phone and Dummy Ringer

An external parallel phone or dummy ringer circuit can be connected across Tip and Ring as shown in Figure 5. A dummy ringer is an AC load which represents a telephone's mechanical ringer.

In normal circumstances when a telephone is on-hook and connected to the PSTN, its AC (Ringer) load is permanently presented to the network. This condition is used by many PTT's to test line continuity by placing a small AC current onto the line and measuring the voltage across tip (A) and ring (B).

Today's telecom equipment may not have an AC load present across tip and ring (e.g. modems), therefore any testing carried out by the PTT will see an open circuit across tip and ring. In this instance the PTT assumes that the line continuity has been damaged.

To overcome this problem many PTT's specify that a "Dummy Ringer" is presented to the network at all times. Ideally its impedance should be negligible in the audio band, and high at the ringing frequencies (e.g. 25Hz). Note that the requirement for the "Dummy Ringer" is country specific.

Parallel phone detection is used mostly in set-top box applications. This is when a modem call will need to be disconnected from the central office by the equipment when the parallel phone is in the off-hook state. This is so that a call can be made to the emergency services.

To detect this state, additional circuitry will be required and can be found in the application note, MSAN-154.

### 2-4 Wire Conversion

The device converts the balanced 2-Wire input, presented by the line at Tip and Ring, to a ground referenced signal at VX, biased at 2.0V. This simplifies the interface to a modem chip set.

Conversely, the device converts the differential signal input at VR+ and VR- to a balanced 2-Wire signal across Tip and Ring. The device can also be used in a single ended mode at the receive input, by leaving VR+ open circuit and connecting the input signal to VR- only. Both inputs are biased at 2.0V.

During full duplex transmission, the signal at Tip and Ring consists of both the signal from the device to the line and the signal from the line to the device. The signal input at VR+ and VR- being sent to the line, must not appear at the output VX. In order to prevent this, the device has an internal cancellation circuit. The measure of this attenuation is Transhybrid Loss (THL).

The MH88435 has the ability to transmit analog signals from Tip and Ring through to VX when on-hook. This can be used when receiving caller line identification information.

### Transmit Gain

The Transmit Gain of the MH88435 is the gain from the differential signal across Tip and Ring to the ground referenced signal at VX. The internal Transmit Gain of the device is fixed as shown in the AC Electrical Characteristics table. For the correct gain, the Input Impedance of the MH88435, must match the specified line impedance.

By adding an external potential divider to VX, it is possible to reduce the overall gain in the application. The output impedance of VX is approximately  $10\Omega$  and the minimum resistance from VX to ground should be  $2\text{k}\Omega$ .

Example: If  $R3 = R4 = 2\text{k}\Omega$ , in Figure 5, the overall gain would reduce by 6.0dB.

## Receive Gain

The Receive Gain of the MH88435 is the gain from the differential signal at VR+ and VR- to the differential signal across Tip and Ring. The internal Receive Gain of the device is fixed as shown in the AC Electrical Characteristics table. For the correct gain, the Input Impedance of the MH88435 must match the specified line impedance.

With an internal series input resistance of 47kΩ at the VR+ and VR- pins, external series resistors can be used to reduce the overall gain.

Overall Receive Gain = 0dB + 20log (47kΩ / (47kΩ+R5)).

For differential applications R6 must be equal to R5 in Figure 5.

Example: If R5 = R6 = 47k in Figure 5, the overall gain would reduce by 6.0dB.

## Supervisory Features

The device is capable of monitoring the line conditions across Tip and Ring, this is shown in Figure 5. The Loop Condition Detect pin (LCD), indicates the status of the line. The LCD output is at logic 1 when loop current flows, indicating that the MH88435 is in an off-hook state. LCD will also go high if a parallel phone goes off-hook while the DAA is on-hook. Therefore, line conditions can be determined with the LC and the LCD pins.

The LOOP pin output voltage, VLoop, is proportional to the line voltage across Tip and Ring, V (t-r), scaled down by a factor of 50 and offset by VBias which is approximately 2V. With the aid of a simple external detector the LC, LCD and LOOP pins can be used to generate the signals necessary for parallel phone operation with a Set Top Box. Refer to MSAN-154.

If Tip is more positive than ring VLoop < VBias  
If Tip is more negative than ring VLoop > VBias

$$V(t-r) \approx (V_{Loop} - V_{Bias}) * 50$$

When the device is generating dial pulses, the LCD pin outputs TTL pulses at the same rate. The LCD output will also pulse if a parallel phone is used to pulse dial and also when ringing voltage is present at Tip and Ring.

## Mechanical Data

See Figure 12 for details of the mechanical specification.




Figure 5 - Typical Application Circuit

**Absolute Maximum Ratings\*** - All voltages are with respect to AGND unless otherwise specified.

	Parameter	Sym	Min	Max	Units	Comments
1	DC Supply Voltage	V <sub>CC</sub>	-0.3	6	V	
2	Storage Temperature	T <sub>S</sub>	-55	+125	°C	
3	DC Loop Voltage	V <sub>BAT</sub>	-110	+110	V	
4	Ringing Voltage	V <sub>R</sub>		150	V <sub>rms</sub>	V <sub>BAT</sub> = -56V
5	Loop Current	I <sub>Loop</sub>		90	mA	
6	Ring Trip Current	I <sub>TRIP</sub>		180	mA <sub>rms</sub>	250ms 10% duty cycle or 500ms single shot

\*Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

**Recommended Operating Conditions**

	Parameter	Sym	Min	Typ <sup>‡</sup>	Max	Units	Test Conditions
1	DC Supply Voltages	V <sub>CC</sub>	4.75	5.0	5.25	V	
2	Operating Temperatures Industrial Temperature	T <sub>OP</sub>	0 -40	25	70 +85	°C	
3	Ringing Voltage	V <sub>R</sub>		75	90	V <sub>rms</sub>	

‡ Typical figures are at 25°C with nominal +5V supply and are for design aid only

**Loop Electrical Characteristics <sup>†</sup>**

	Characteristics	Sym	Min	Typ <sup>‡</sup>	Max	Units	Test Conditions
1	Ringing Voltage threshold	VR	7	10	14	V <sub>rms</sub>	Externally Adjustable
2	Ringing Frequency		15		68	Hz	
3	Operating Loop Current		15		80	mA	Note 3
4	Off-Hook DC Voltage Tip/Ring				6.0 6.0 7.8	V V V	Test circuit as Fig. 4 I <sub>Loop</sub> =15mA )Note 1 I <sub>Loop</sub> =20mA )where R2 =I <sub>Loop</sub> =26mA ) 360kΩ
5	Leakage Current (Tip or Ring to AGND)				10 7	μA mA rms	100V DC Note 2. 1000V AC
6	Leakage Current on-hook (Tip to Ring)			9	10	μA	V <sub>BAT</sub> = -50V
7	Dial Pulse Delay	ON OFF	0 0	+2 +2	+4 +4	ms ms	
8	Loop Condition Detect Threshold Off-Hook		5		16	V	Voltage across tip and ring

<sup>†</sup>Electrical Characteristics are over Recommended Operating Conditions unless otherwise stated.

<sup>‡</sup>Typical figures are at 25°C with nominal +5V supplies and are for design aid only.

Note 1: Refer to EIA/TIA 464 section 4.1.1.4.4.

Note 2: This is equivalent to 10MΩ leakage Tip/Ring to Ground. For countries requiring 100MΩ leakage use the MH88436 with an enhanced leakage specification.

Note 3: Operation at low loop currents depends on the DC programming resistor between VLoop1/2. The recommended 360K value will support V34 operation down to 20mA. Voice operation is supported down to 15mA.



**DC Electrical Characteristics †**

		Characteristics	Sym	Min	Typ‡	Max	Units	Test Conditions
1		Supply Current	$I_{CC}$		7		mA	$V_{CC} = 5.0V$ , On-hook
2	RV, LCD	Low Level Output Voltage High Level Output Voltage	$V_{OL}$ $V_{OH}$	2.4		0.4	V V	$I_{OL} = 4mA$ $I_{OH} = 0.4mA$
3	LC	Low Level Input Voltage High Level Input Voltage Low Level Input Current High Level Input Current	$V_{IL}$ $V_{IH}$ $I_{IL}$ $I_{IH}$	2.0	0 350	0.8 10 400	V V $\mu A$ $\mu A$	$V_{IL} = 0.0V$ $V_{IH} = 5.0V$

† Electrical Characteristics are over Recommended Operating Conditions unless otherwise stated.

‡ Typical figures are at 25°C with nominal +5V supplies and are for design aid only.

**AC Electrical Characteristics †**

		Characteristics	Sym	Min	Typ‡	Max	Units	Test Conditions
1		Input Impedance VR- VR+			47k 94k		$\Omega$ $\Omega$	
2		Output Impedance at VX			10		$\Omega$	
3		Receive Gain (VR to 2-Wire)		-1	0	1	dB	Test circuit as Fig. 8 Input 0.5V at 1kHz
4		Frequency Response Gain (relative to Gain @ 1kHz)		-0.5 -0.5	+0.4 0	+0.5 +0.5	dB dB	300Hz 3400Hz
5		Signal Output Overload Level at 2-Wire at VX			0 0		dBm dBm	THD $\leq 5\%$ @ 1kHz $I_{LOOP} = 25-75mA$
6		Signal/Noise & Distortion at 2-Wire at VX	SINAD		70 70		dB dB	Input 0.5V at 1kHz $I_{LOOP} = 25-75mA$ 300-3400Hz
7		Power Supply Rejection Ratio at 2-Wire at VX	PSRR	25 25	40 40		dB dB	Ripple 0.1Vrms 1kHz on $V_{CC}$
8		Transhybrid Loss	THL	16	25		dB	Test circuit as Fig.8 300-3400Hz at $V_R$
9		2-Wire Input Impedance	$Z_{in}$		Note 3		$\Omega$	@1kHz
10		Return Loss at 2-Wire (Reference 600 $\Omega$ )	RL	14 20 18	20 24 24		dB dB dB	Test circuit as Fig. 9 200-500Hz 500-2500Hz 2500-3400Hz
11		Longitudinal to Metallic Balance  Metallic to Longitudinal Balance		46 46 60 40	65 65 68 62		dB dB dB dB	Test circuit as Fig. 10 300-1000Hz 1000-3400Hz Test circuit as Fig.11 200-1000Hz 1000-4000Hz

AC Electrical Characteristics †

	Characteristics	Sym	Min	Typ‡	Max	Units	Test Conditions
12	Idle Channel Noise at 2-Wire at VX at 2-Wire at VX	Nc		10 10 -80 -80	20 20	dBrnC dBrnC dBm dBm	Cmess filter 300-3400Hz filter
13	Transmit Gain (2-Wire to VX) (Terminated gain) Off-Hook  (Voltage gain) On-Hook		-1	0 0	+1	dB dB	Test circuit as Fig. 7 Input 0.5V @ 1kHz  LC = 0V
14	Frequency Response Gain (relative to Gain @ 1kHz)		-1 -1	+0.3 +0.2	+1 +1	dB dB	300Hz 3400Hz
15	Intermodulation Distortion products at VX and 2W	IMD		60		dB	I <sub>LOOP</sub> = 25-75mA F1 = 1kHz at -6dBm F2 = 800Hz at -6dBm Total signal power = -3dBm
16	Distortion at VX due to near end echo (300Hz - 3400Hz bandwidth)			75		dB	I <sub>LOOP</sub> = 25-75mA F1 = 1kHz at -6dBm F2 = 800Hz at -6dBm Total signal power = -3dBm
17	Common Mode Rejection on 2 wire at VX	CMRR		56		dB	Test circuit as Fig. 10 1-100Hz. Note 4
18	Common Mode overload level	CMOL		7		Vrms	Test circuit as Fig. 10. Note 4

†Electrical Characteristics are over Recommended Operating Conditions unless otherwise stated.

‡Typical figures are at 25°C with nominal +5V and are for design aid only.

Note 1: All of the above test conditions use a test source impedance which matches the device's impedance.

Note 2: dBm is referenced to 600Ω unless otherwise stated.

Note 3: These parameters need to be taken into consideration when designing or specifying the power supply.




Figure 6 - Test Circuit 1




Figure 7 - Test Circuit 2




Figure 8 - Test Circuit 3




Figure 9 - Test Circuit 4




Figure 10 - Test Circuit 5




Figure 11 - Test Circuit 6




Figure 12 - Mechanical Data for 28 Pin DIL Hybrid

Notes:



**For more information about all Zarlink products  
visit our Web Site at  
[www.zarlink.com](http://www.zarlink.com)**

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in an I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Zarlink and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright 2002, Zarlink Semiconductor Inc. All Rights Reserved.

**TECHNICAL DOCUMENTATION - NOT FOR RESALE**

---