


### Legacy Device: Motorola MC145442B, MC145443B


The ML145442 and ML145443 silicon-gate CMOS single-chip low-speed modems contain a complete frequency shift keying (FSK) modulator, demodulator, and filter. These devices are compatible with CCITT V.21 (ML145442) and Bell 103 (ML145443) specifications. Both devices provide full-duplex or half-duplex 300-baud data communication over a pair of telephone lines. They also include a carrier detect circuit for the demodulator section and a duplexer circuit for direct operation on a telephone line through a simple transformer.

### This Device Offers The Following Performance Features:

- ML145442 Compatible with CCITT V.21
- ML145443 Compatible with Bell 103
- Low-Band and High-Band Band-Pass Filters On-Chip
- Simplex, Half-Duplex, and Full-Duplex Operation
- Originate and Answer Mode
- Analog Loopback Configuration for Self Test
- Hybrid Network Function On-Chip
- Carrier Detect Circuit On-Chip
- Adjustable Transmit Level and CD Delay Timing
- On-Chip Crystal Oscillator (3.579 MHz)
- Single +5 V Power Supply Operation
- Internal Mid-Supply Generator
- Power-Down Mode
- Pin Compatible with MM74HC943
- Capable of Driving -9 dBm into a 600 W Load
- Operating Temperature Range = T<sub>A</sub> -40° to +85°C



**P DIP 20 = RP**  
PLASTIC DIP  
CASE 738



**SOG 20 = -6P**  
SOG PACKAGE  
CASE 751D

### CROSS REFERENCE/ORDERING INFORMATION


PACKAGE	MOTOROLA	LANSDALE
P DIP 20 H	MC145442BP	ML145442RP
SO 20W	MC145442BDW	ML145442-6P
P DIP 20 H	MC145443BP	ML145443RP
SO 20W	MC145443BDW	ML145443-6P

**Note:** Lansdale lead free (**Pb**) product, as it becomes available, will be identified by a part number prefix change from **ML** to **MLE**.

### PIN ASSIGNMENT

DSI	1	20	TLA
$\overline{LB}$	2	19	V <sub>AG</sub>
$\overline{CD}$	3	18	ExI
CDT	4	17	TxA
RxD	5	16	RxA1
V <sub>DD</sub>	6	15	RxA2
CDA	7	14	SQT
X <sub>out</sub>	8	13	MODE
X <sub>in</sub>	9	12	V <sub>SS</sub>
FB	10	11	TxD

**BLOCK DIAGRAM**



\* Refer to the FB pin description.

**ABSOLUTE MAXIMUM RATINGS** (Voltages Referenced to V<sub>SS</sub>)

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>DD</sub>	-0.5 to 7.0	V
DC Input Voltage	V <sub>in</sub>	-0.5 to V <sub>DD</sub> + 0.5	V
DC Output Voltage	V <sub>out</sub>	-0.5 to V <sub>DD</sub> + 0.5	V
Clamp Diode Current, per Pin	I <sub>IK</sub> , I <sub>OK</sub>	±20	mA
DC Output Current, per Pin	I <sub>out</sub>	±28	mA
Power Dissipation	P <sub>D</sub>	500	mW
Operating Temperature Range	T <sub>A</sub>	-40 to 85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V<sub>in</sub> and V<sub>out</sub> be constrained to the range V<sub>SS</sub> ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>DD</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>).

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V <sub>DD</sub>	4.5	5.5	V
DC Input or Output Voltage	V <sub>in</sub> , V <sub>out</sub>	0	V <sub>DD</sub>	V
Input Rise or Fall Time	t <sub>r</sub> , t <sub>f</sub>	—	500	ns
Crystal Frequency*	f <sub>crystal</sub>	3.2	5.0	MHz

\* Changing the crystal frequency from 3.579 MHz will change the output frequencies. The change in output frequency will be proportional to the change in crystal frequency.

**DC ELECTRICAL CHARACTERISTICS** ( $V_{DD} = 5.0\text{ V} \pm 10\%$ ,  $T_A = -40^\circ$  to  $85^\circ\text{C}$ )

Characteristic	Symbol	Min	Typ	Max	Unit
High-Level Input Voltage $\overline{\text{LB}}$ $X_{in}$ , TxD, Mode, SQT	$V_{IH}$	$V_{DD} - 0.8$ 3.15	— —	— —	V
Low-Level Input Voltage $\overline{\text{LB}}$ $X_{in}$ , TxD, Mode, SQT	$V_{IL}$	— —	— —	0.8 1.1	V
High-Level Output Voltage $I_{OH} = 20\ \mu\text{A}$ $I_{OH} = 2\ \text{mA}$ $I_{OH} = 20\ \mu\text{A}$ $\overline{\text{CD}}$ , RxD $\overline{\text{CD}}$ , RxD $X_{out}$	$V_{OH}$	$V_{DD} - 0.1$ 3.7 —	— — $V_{DD} - 0.05$	— — —	V
Low-Level Output Voltage $I_{OL} = 20\ \mu\text{A}$ $I_{OL} = 2\ \text{mA}$ $I_{OL} = 20\ \mu\text{A}$ $\overline{\text{CD}}$ , RxD $\overline{\text{CD}}$ , RxD $X_{out}$	$V_{OL}$	— — —	— — 0.05	0.1 0.4 —	V
Input Current $\overline{\text{LB}}$ , TxD, Mode, SQT RxA1, RxA2 ( $0^\circ \leq T_A \leq 85^\circ\text{C}$ ) RxA1, RxA2 ( $-40^\circ \leq T_A < 0^\circ\text{C}$ ) $X_{in}$	$I_{in}$	— — — —	— 10 — —	$\pm 1.0$ $\pm 12$ $\pm 20$ $\pm 10$	$\mu\text{A}$
Quiescent Supply Current ( $X_{in}$ or $f_{\text{crystal}} = 3.579\ \text{MHz}$ )	$I_{DD}$	—	7	10	mA
Power-Down Supply Current		—	200	300	$\mu\text{A}$
Input Capacitance $X_{in}$ All Other Inputs	$C_{in}$	— —	10 —	— 10	pF
$V_{AG}$ Output Voltage ( $I_O = \pm 10\ \mu\text{A}$ )	$V_{AG}$	2.4	2.5	2.6	V
CDA Output Voltage ( $I_O = \pm 10\ \mu\text{A}$ )	$V_{CDA}$	1.1	1.2	1.3	V
Line Driver Feedback Resistor	$R_f$	10	20	30	k $\Omega$

**AC ELECTRICAL CHARACTERISTICS**

( $V_{DD} = 5.0\ \text{V} \pm 10\%$ ,  $T_A = -40^\circ$  to  $85^\circ\text{C}$ , Crystal Frequency =  $3.579\ \text{MHz} \pm 0.1\%$ ; See Figure 1)

Characteristic	Min	Typ	Max	Unit
<b>TRANSMITTER</b>				
Power Output on TxA $R_L = 1.2\ \text{k}\Omega$ , $R_{TLA} = \infty$ $R_L = 1.2\ \text{k}\Omega$ , $R_{TLA} = 5.5\ \text{k}\Omega$	-13 -10	-12 -9	-11 -8	dBm
Second Harmonic Power $R_L = 1.2\ \text{k}\Omega$	—	-56	—	dBm
<b>RECEIVE FILTER AND HYBRID</b>				
Hybrid Input Impedance RxA1, RxA2	40	50	—	k $\Omega$
FB Output Impedance	—	16	—	k $\Omega$
Adjacent Channel Rejection	-48	—	—	dBm
<b>DEMODULATOR</b>				
Receive Carrier Amplitude	-48	—	-12	dBm
Dynamic Range	—	36	—	dB
Bit Jitter (S/N = 30 dB, Input = -38 dBm, Bit Rate = 300 baud)	—	100	—	$\mu\text{s}$
Bit Bias	—	5	—	%
Carrier Detect Threshold (CDA = 1.2 V or CDA grounded through a 0.1 $\mu\text{F}$ capacitor)	On to Off Off to On	— —	-44 -47	dBm




Figure 1. AC Characteristics Evaluation Circuit

**PIN DESCRIPTIONS**

**VDD**  
**Positive Power Supply (Pin 6)**  
 This pin is normally tied to 5.0 V.

**VSS**  
**Negative Power Supply (Pin 12)**  
 This pin is normally tied to 0 V.

**VAG**  
**Analog Ground (Pin 19)**

Analog ground is internally biased to  $(V_{DD} - V_{SS})/2$ . This pin must be decoupled by a capacitor from VAG to VSS and a capacitor from VAG to VDD. Analog ground is the common bias line used in the switched capacitor filters, limiter, and slicer in the demodulation circuitry.

**TLA**  
**Transmit Level Adjust (Pin 20)**

This pin is used to adjust the transmit level. Transmit level adjustment range is typically from -12 dBm to -9 dBm. (See *Legacy Applications Information*.)

**TxD**  
**Transmit Data (Pin 11)**

Binary information is input to the transmit data pin. Data entered for transmission is modulated using FSK techniques. A logic high input level represents a mark and a logic low represents a space (see Table 1).

**TxA**  
**Transmit Carrier (Pin 17)**

This is the output of the line driver amplifier. The transmit carrier is the digitally synthesized sine wave output of the modulator derived from a crystal oscillator reference. When a 3.579 MHz crystal is used the frequency outputs shown in Table 1 apply. (See *Legacy Applications Information*.)

Table 1. Bell 103 and CCITT V.21 Frequency Characteristics

Data	Originate Mode		Answer Mode	
	Transmit	Receive	Transmit	Receive
<b>Bell 103 (ML145443)</b>				
Space	1070 Hz	2025 Hz	2025 Hz	1070 Hz
Mark	1270 Hz	2225 Hz	2225 Hz	1270 Hz
<b>CCITT V.21 (ML145442)</b>				
Space	1180 Hz	1850 Hz	1850 Hz	1180 Hz
Mark	980 Hz	1650 Hz	1650 Hz	980 Hz

NOTE: Actual frequencies may be  $\pm 5$  Hz assuming 3.579545 MHz crystal is used.




Figure 2. Out-of-Band Energy

**ExI**  
**External Input (Pin 18)**

The external input is the non-inverting input to the line driver. It is provided to combine an auxiliary audio signal or speech signal to the phone line using the line driver. This pin should be connected to VAG if not used. The average level must be the same as VAG to maintain proper operation. (See *Legacy Applications Information*.)

**DSI**  
**Driver Summing Input (Pin 1)**

The driver summing input may be used to connect an external signal, such as a DTMF dialer, to the phone line. A series resistor, R<sub>DSI</sub>, is needed to define the voltage gain AV (see *Legacy Applications Information* and Figure 6). When applying a signal to the DSI pin, the modulator should be squelched by bringing SQT (pin 14) to a logic high level. The voltage gain, AV, is calculated by the formula  $AV = -R_f/R_{DSI}$  (where  $R_f \approx 20$  k $\Omega$ ). For example, a 20 k $\Omega$  resistor for R<sub>DSI</sub> will provide unity gain ( $AV = -20$  k $\Omega/20$  k $\Omega = -1$ ). This pin must be left open if not used.

**RxD**  
**Receive Data (Pin 6)**

The receive data output pin presents the digital binary data resulting from the demodulation of the receive carrier. If no carrier is present,  $\overline{CD}$  high, the receive data output (RxD) is clamped high.

**RxA2, RxA1**  
**Receive Carrier (Pins 15, 16)**

The receive carrier is the FSK input to the demodulator through the receive band-pass filter. RxA1 is the non-inverting input and RxA2 is the inverting input of the receive hybrid (duplexer) operational amplifier.

**$\overline{LB}$**   
**Analog Loopback (Pin 2)**

When a high level is applied to this pin (SQT must be low), the analog loopback test is enabled. The analog loopback test connects the TxA pin to the RxA2 pin and the RxA1 to analog ground. In loopback, the demodulator frequencies are switched to the modulation frequencies for the selected mode. (See Tables 1 and 2 and Figures 4c and 4d.)

When  $\overline{LB}$  is connected to analog ground (VAG), the modulator generates an echo cancellation tone of 2100 Hz for ML145442 CCITT V.21 and 2225 Hz for ML145443 Bell 103 systems. For normal operation, this pin should be at a logic low level (VSS).

The power-down mode is enabled when both  $\overline{LB}$  and SQT are connected to a logic high level (see Table 2).

**Table 2. Functional Table**

MODE Pin 13	SQT Pin 14	$\overline{LB}$ Pin 2	Operating Mode
1	0	0	Originate Mode
0	0	0	Answer Mode
X	0	VAG (VDD/2)	Echo Tone
X	0	1	Analog Loopback
X	1	0	Squelch Mode
X	1	VAG (VDD/2)	Squelch Mode
X	1	1	Power Down

**MODE**  
**Mode (Pin 13)**

This input selects the pair of transmit and frequencies used during modulation and demodulation. When a logic high level is placed on this input, originate (Bell) or channel 1 (CCITT) is selected. When a low level is placed on this input, answer (Bell) or channel 2 (CCITT) is selected. (See Tables 1 and 2 and Figure 4.)

**CDT**  
**Carrier Detect Timing (Pin 4)**

A capacitor on this pin to VSS sets the amount of time the carrier must be present before  $\overline{CD}$  goes low (see *Legacy Applications Information* for the capacitor values).

**$\overline{CD}$**   
**Carrier Detect Output (Pin 3)**

This output is used to indicate when a carrier has been sensed by the carrier detect circuit. This output goes to a logic low level when a valid signal above the maximum threshold level (defined by CDA, pin 7) is maintained on the input to the hybrid circuit longer than the response (defined by CDT, pin 4). This pin is held at the logic low level until the signal falls below the maximum

threshold level for longer than the turn off time. (See *Legacy Applications Information* and Figure 5.)

**CDA**  
**Carrier Detect Adjust (Pin 7)**

An external voltage may be applied to this pin to adjust the carrier detect threshold. The threshold hysteresis is internally fixed at 3 dB (see *Legacy Applications Information*).

**Xout, Xin**  
**Crystal Oscillator (Pins 8, 9)**

A crystal reference oscillator is formed when a 3.579 MHz crystal is connected between these two pins. X<sub>OUT</sub> (pin 8) is the output of the oscillator circuit, and X<sub>IN</sub> (pin 9) is the input to the oscillator circuit. When using an external clock, apply the clock to the X<sub>in</sub> (pin 9) pin and leave X<sub>out</sub> (pin 8) open. An internal 10 M $\Omega$  resistor and internal capacitors, typically 10 pF on X<sub>in</sub> and 16 pF on X<sub>out</sub>, allow the crystal to be connected without any other external components. Printed circuit board layout should keep external stray capacitance to a minimum.


**FB**  
**Filter Bias (Pin 10)**

This is the negative input to the AC amplifier. In normal operation, this pin is connected to analog ground through a 0.1  $\mu$ F bypass capacitor in order to cancel the input offset voltage of the limiter. It has a nominal input impedance of 16 k $\Omega$  (see Figure 3).

**SQT**  
**Transmit Squelch (Pin 14)**

When this input pin is at a logic high level, the modulator is disabled. The line driver remains active if  $\overline{LB}$  is at a logic low level (see Table 2).

When both  $\overline{LB}$  and SQT are connected to a logic high level (see Table 2), the entire chip is in a power down state and all circuitry except the crystal oscillator is disabled. Total power supply current decreases from 10 mA (max) to 300  $\mu$ A (max).



**Figure 3. AC Amplifier Circuit**

## GENERAL DESCRIPTION


The ML145442 and ML145443 are full-duplex low-speed modems. They provide a 300-baud FSK signal for bidirectional data transmission over the telephone network. They can be operated in one of four basic configurations as determined by the state of MODE (pin 13) and  $\overline{\text{LB}}$  (pin 2). The normal (non-loopback) and self test (loopback) modes in both answer and originate modes will be discussed.

For an originate or channel 1 mode, a logic high level is placed on MODE (pin 13) and a logic low level is placed on  $\overline{\text{LB}}$  (pin 2). In this mode, transmit data is input on TxD, where it is converted to a FSK signal and routed through a low-band band-pass filter. The filtered output signal is then buffered by the Tx op-amp line driver, which is capable of driving  $-9$  dBm onto a  $600\Omega$  line. The receive signal is connected through a hybrid duplexer circuit on pins 15 and 16, RxA2 and RxA1. The signal then passes through the anti-aliasing filter, the sample-and-hold circuit, is switched into the high-band band-pass filter, and then switched into the AC amplifier circuit. The output of the ac amplifier circuit is routed to the demodulator circuit and demodulated. The resulting digital data is then output through RxD (pin 5). The carrier detect circuit receives its signal from the output of the AC amplifier circuit and goes low when the incoming signal is detected (see Figure 4a).


In the answer or channel 2 mode, a logic low level is placed on MODE (pin 13) and on  $\overline{\text{LB}}$  (pin 2). In this mode, the data follows the same path except the FSK signal is routed to the high-band band-pass filter and the sample-and-hold signal is routed through the low-band band-pass filter (see Figure 4b).

In the analog loopback originate or channel 1 mode, a logic high level is placed on MODE (pin 13) and on  $\overline{\text{LB}}$  (pin 2). This mode is used for a self check of the modulator, demodulator, and low-band pass-band filter circuit. The modulator side is configured exactly like the originate mode above except the line driver output (TxA, pin 17) is switched to the negative input of the hybrid op-amp. The RxA2 input pin is open in this mode and the non-inverting input of the hybrid circuit is connected to  $V_{\text{AG}}$ . The sample-and-hold output bypasses the filter so that the demodulator receives the modulated Tx data (see Figure 4c). This test checks all internal device components except the high-band band-pass filter, which can be checked in the answer or channel 2 mode test.


In the analog loopback or channel 2 mode, a logic low level is placed on MODE (pin 13) and a logic high level on  $\overline{\text{LB}}$  (pin 2). This mode is used for a self check of the modulator, demodulator, and high-band pass-band filter circuit. This configuration is exactly like the originate loopback mode above, except the signal is routed through the high-band pass-band filter (see Figure 4d).




(a) Originate/Channel 1 Mode (MODE = High,  $\overline{\text{LB}} = \text{Low}$ )



(b) Answer/Channel 2 Mode (MODE = Low,  $\overline{\text{LB}} = \text{Low}$ )



(c) Originate/Channel 1 Mode and Analog Loopback State (MODE = High,  $\overline{\text{LB}} = \text{Low}$ )



(d) Answer/Channel 2 Mode and Analog Loopback State (MODE = Low,  $\overline{\text{LB}} = \text{Low}$ )

Figure 4. Basic Operating Modes

## Legacy Applications Information

### CARRIER DETECT TIMING ADJUSTMENT

The value of a capacitor,  $C_{CDT}$  at CDT (pin 4) determines how long a received modem signal must be present above the minimum threshold level before  $\overline{CD}$  (pin 3) goes low. The  $C_{CDT}$  capacitor also determines how long the  $\overline{CD}$  pin stays low after the received modem signal goes below the minimum threshold. The  $\overline{CD}$  pin is used to distinguish a strong modem signal from random noise. The following equations show the relationship between  $t_{CDL}$ , the time in seconds required for  $\overline{CD}$  to go low;  $t_{CDH}$ , the time in seconds required for  $\overline{CD}$  to go high; and  $C_{CDT}$ , the capacitor value in  $\mu\text{F}$ .

Valid signal to  $\overline{CD}$  response time:  $t_{CDL} \approx 6.4 \times C_{CDT}$

Invalid signal to  $\overline{CD}$  off time:  $t_{CDH} \approx 0.54 \times C_{CDT}$

Example:  $t_{CDL} \approx 6.4 \times 0.1 \mu\text{F} \approx 0.64$  seconds  
 $t_{CDH} \approx 0.54 \times 0.1 \mu\text{F} \approx 0.054$  seconds

### CARRIER DETECT THRESHOLD ADJUSTMENT

The carrier detect threshold is set by internal resistors to activate  $\overline{CD}$  with a typical  $-44$  dBm (into  $600 \Omega$ ) signal and deactivate  $\overline{CD}$  with a typical  $-47$  dBm signal applied to the input of the hybrid circuit. The carrier detect threshold level can be adjusted by applying an external voltage on CDA (pin 7). The following equations may be used to find the CDA voltage required for a given threshold voltage. ( $V_{on}$  and  $V_{off}$  are in  $V_{rms}$ .)

$$\begin{aligned} V_{CDA} &= 244 \times V_{on} \\ V_{CDA} &= 345 \times V_{off} \end{aligned}$$

#### Example (Internally Set)

$V_{on} = 4.9 \text{ mV} \approx -44 \text{ dBm}$ :  $V_{CDA} = 244 \times 4.9 \text{ mV} = 1.2 \text{ V}$   
 $V_{off} = 3.5 \text{ mV} \approx -47 \text{ dBm}$ :  $V_{CDA} = 345 \times 3.5 \text{ mV} = 1.2 \text{ V}$

#### Example (Externally Set)

$V_{on} = 7.7 \text{ mV} \approx -40 \text{ dBm}$ :  $V_{CDA} = 244 \times 7.7 \text{ mV} = 1.9 \text{ V}$   
 $V_{off} = 5.4 \text{ mV} \approx -43 \text{ dBm}$ :  $V_{CDA} = 345 \times 5.4 \text{ mV} = 1.9 \text{ V}$

The CDA pin has an approximate Thevenin equivalent voltage of  $1.2 \text{ V}$  and an output impedance of  $100 \text{ k}\Omega$ . When using the internal  $1.2 \text{ V}$  reference, a  $0.1 \mu\text{F}$  capacitor should be connected between this pin and  $V_{SS}$  (see Figure 5).

### TRANSMIT LEVEL ADJUSTMENT

The power output at TxA (pin 17) is determined by the value of resistor  $R_{TLA}$  that is connected between TLA (pin 20) to  $V_{DD}$  (pin 6). Table 3 shows the  $R_{TLA}$  values and the corre-

sponding power output for a  $600 \Omega$  load. The voltage at TxA is twice the value of that at ring and tip because TxA feeds the signal through a  $600 \Omega$  resistor  $R_{TX}$  to a  $600 \Omega$  line transformer (see Figure 7). When choosing resistor  $R_{TLA}$ , keep in mind that  $-9 \text{ dBm}$  is the maximum output level allowed from a modem onto the telephone line (in the U.S.). In addition, keep in mind that maximizing the power output from the modem optimizes the signal-to-noise ratio, improving accurate data transmission.

Table 3. Transmit Level Adjust

Output Transmit Level (Typical into $600 \Omega$ )	$R_{TLA}$
$-12 \text{ dBm}$	$\infty$
$-11 \text{ dBm}$	$19.8 \text{ k}\Omega$
$-10 \text{ dBm}$	$9.2 \text{ k}\Omega$
$-9 \text{ dBm}$	$5.5 \text{ k}\Omega$

### THE LINE DRIVER

The line driver is a power amplifier used for driving a telephone line. Both the inverting and noninverting input to the line driver are available for transmitting externally generated tones.

Ex1 (pin 18) is the noninverting input to the line driver and gives a fixed gain of 2 ( $R_i = 50 \text{ k}\Omega$ ). The average signal level must be the same as  $V_{AG}$  to maintain proper operation. This pin should be connected to  $V_{AG}$  if not used.

The driver summing input (DSI, pin 1) may be used to connect an external signal, such as a DTMF dialer, to the phone line. When applying a signal to the DSI pin, the modulator should be squelched by bringing SQT (pin 14) to a logic high level. DSI must be left open if not used.

$$A_V = - \frac{R_f}{R_{DSI}}$$

In addition, the DSI pin is the inverting side of the line driver and allows adjustable gain with a series resistor  $R_{DSI}$  (see Figure 6). The voltage gain,  $A_V$ , is determined by the equation:

where  $R_f \approx 20 \text{ k}\Omega$ .

Example: A resistor value of  $20 \text{ k}\Omega$  for  $R_{DSI}$  will provide unity gain.

$$A_V = - (20 \text{ k}\Omega / 20 \text{ k}\Omega) = -1$$



Legacy Applications Information




Figure 5. Carrier Detect Circuit





Figure 6. Line Driver Using the DSI Input

Legacy Applications Information




\* Line Protection Circuit.

Figure 7. Typical ML145442B/ML145443B Applications Circuit

Legacy Applications Information

OUTLINE DIMENSIONS


P DIP 20 = RP  
(ML145442RP, ML145443RP)  
PLASTIC DIP  
CASE 738-03



- NOTES:
- 1.DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  - 2.CONTROLLING DIMENSION: INCH.
  - 3.DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
  - 4.DIMENSION B DOES NOT INCLUDE MOLD FLASH.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.010	1.070	25.66	27.17
B	0.240	0.260	6.10	6.60
C	0.150	0.180	3.81	4.57
D	0.015	0.022	0.39	0.55
E	0.050 BSC		1.27 BSC	
F	0.050	0.070	1.27	1.77
G	0.100 BSC		2.54 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.140	2.80	3.55
L	0.300 BSC		7.62 BSC	
M	0°	15°	0°	15°
N	0.020	0.040	0.51	1.01

SOG 20 = -6P  
(ML145442-6P, ML145443-6P)  
SOG PACKAGE  
CASE 751D-05



- NOTES:
- 1.DIMENSIONS ARE IN MILLIMETERS.
  - 2.INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
  - 3.DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
  - 4.MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
  - 5.DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS	
	MIN	MAX
A	2.35	2.65
A1	0.10	0.25
B	0.35	0.49
C	0.23	0.32
D	12.65	12.95
E	7.40	7.60
e	1.27 BSC	
H	10.05	10.55
h	0.25	0.75
L	0.50	0.90
θ	0°	7°

Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. "Typical" parameters which may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc.