

FEDL7041-04 Issue Date: Mar. 2, 2006

ML7041

Audio CODEC

GENERAL DESCRIPTION

The ML7041 is a single-channel full duplex CODEC LSI device which performs mutual transcoding between the analog voice band signals ranging from 300 to 3400 Hz and the 64 kbps PCM serial data.

Provided with such functions as DTMF Tone generation, transmit/receive data gain control, side-tone path, and low-dropout regulator, the ML7041 is best suited for telephone terminals in digital wireless systems.

FEATURES

• Single 3 V power supply V_{DD}: 2.4 to 3.3 V

• Coding format: PCM μ-law/PCM A-law/14-bit linear mode selectable

• PCM interface timing: Long frame synchronous timing/short frame synchronous timing selectable

• Transmit/receive full-duplex operation

• Serial PCM transmission data rate: 64 to 2048 kbps

• Low power consumption

Operating mode: 15 mW typ. $(V_{DD} = 3.0 \text{ V})$ Power-down mode: 3 μ W typ. $(V_{DD} = 3.0 \text{ V})$

• Master clock frequency: 2.048 MHz (compatible with PCM shift clock)

• Analog output stage

100 mW (differential type) amplifier output for driving receiver speaker:


Capable of driving an 8 Ω load.

6.6 mW (single type) amplifier output for driving earphones speaker:


Capable of driving a 32 Ω load.

- Built-in two low-dropout regulators (150 mA \times 2)
- Built-in four general purpose drivers (150 mA × 4)
- Transmit/receive mute, transmit/receive programmable gain control
- Built-in side tone path
- Built-in DTMF tone generator
- Transmit slope filter selectable
- I²C bus interface (MCU interface)
- Built-in transmit voice signal detector
- Package: 48-pin plastic TQFP (TQFP48-P-0707-0.50-K) (ML7041 TB)

BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



48-Pin Plastic TQFP

PIN DESCRIPTIONS

1	Pin	Symbol	Туре	Description	State in power-down mode
September Analog power supply 1 (3.0 V)	1		_	· ·	
Service Analog power supply 1 (3.0 V)	2	EAR2O	0		High impedance
4 V _{A1} — Analog power supply 1 (3.0 V) — 5 EXTO O Receive side voice amplifier output High impedance 6 EXTI I Receive side voice amplifier output — 7 V _{A2} — Analog power supply 2 (3.0 V) — 8 SPO- O Receive side voice amplifier output- High impedance 9 AG2 — Analog ground 3 (0 V) — 10 AG3 — Analog ground 3 (0 V) — 11 SPO+ O Receive side voice amplifier output+ High impedance 12 V _{A3} — Analog power supply 3 (3.0 V) — 13 AGGP1 — General purpose port 1 output (Open drain) High impedance 15 GP2 — General purpose port 2 output (Open drain) High impedance 16 GP3 — General purpose port 3 output (Open drain) High impedance 17 GP4 — General purpose port 4 output (Open drain) High impedance 18 AGGP2 — General purpose port 4 output (Open drain) High impedance 18 AGGP2	3	EAR10	0		
5 EXTO O Receive side voice amplifier output High impedance 6 EXTI I Receive side voice amplifier input — 7 V _{A2} — Analog power supply 2 (3.0 V) — 8 SPO— O Receive side voice amplifier output— High impedance 9 AG2 — Analog ground 3 (0 V) — — 10 AG3 — Analog pround 3 (0 V) — — 11 SPO+ O Receive side voice amplifier output+ High impedance 12 V _{A3} — Analog power supply 3 (3.0 V) — — 13 AGGP1 — General purpose port of routput (Open drain) High impedance 15 GP2 O General purpose port 1 output (Open drain) High impedance 16 GP3 O General purpose port 4 output (Open drain) High impedance 17 GP4 O General purpose port 3 output (Open drain) High impedance 18 AGGP2 — General purpose port 4 output (Open drain) High impedance	4	V _{A1}	_	Analog power supply 1 (3.0 V)	_
6 EXTI I Receive side voice amplifier input — 7 V _{A2} — Analog power supply 2 (3.0 V) — 8 SPO— O Receive side voice amplifier output— High impedance 9 AG2 — Analog ground 2 (0 V) — 10 AG3 — Analog ground 3 (0 V) — 11 SPO+ O Receive side voice amplifier output+ High impedance 12 V _{A3} — Analog power supply 3 (3.0 V) — 14 GP1 O General purpose port 1 output (Open drain) High impedance 15 GP2 O General purpose port 2 output (Open drain) High impedance 16 GP3 O General purpose port 3 output (Open drain) High impedance 17 GP4 O General purpose port 4 output (Open drain) High impedance 18 AGGP2 — General purpose port 3 output (Open drain) High impedance 19 V _{DD} — Digital power supply (3.0 V) —	5		0		High impedance
7 V _{N2} — Analog power supply 2 (3.0 V) — 8 SPO— O Receive side voice amplifier output— High impedance 9 AG2 — Analog ground 3 (0 V) — 10 AG3 — Analog ground 3 (0 V) — 11 SPO+ O Receive side voice amplifier output+ High impedance 12 V _{A3} — Analog power supply 3 (3.0 V) — 13 AGGP1 — General purpose port ground 1 (0 V) — 14 GP1 O General purpose port 1 output (Open drain) High impedance 15 GP2 O General purpose port 3 output (Open drain) High impedance 16 GP3 O General purpose port 3 output (Open drain) High impedance 17 GP4 O General purpose port 3 output (Open drain) High impedance 18 AGGP2 — General purpose port 3 output (Open drain) High impedance 19 V _{DD} — Digital power supply (3.0 V) —	6	EXTI	I		<u> </u>
8 SPO− O Receive side voice amplifier output− High impedance 9 AG2 — Analog ground 2 (0 V) — 10 AG3 — Analog ground 3 (0 V) — 11 SPO+ O Receive side voice amplifier output+ High impedance 12 V _{A3} — Analog power supply 3 (3.0 V) — 13 AGGP1 — General purpose port ground 1 (0 V) — 14 GP1 O General purpose port ground 1 (0 V) — 15 GP2 O General purpose port 2 output (Open drain) High impedance 16 GP3 O General purpose port 3 output (Open drain) High impedance 17 GP4 O General purpose port 3 output (Open drain) High impedance 18 AGGP2 — General purpose port 3 output (Open drain) High impedance 18 AGGP2 — General purpose port 3 output (Open drain) High impedance 19 Vp0 Digital power supply (3.0 V) — 20 MCK I Master clock input (2.0 V	7	V_{A2}	_		_
9 AG2 — Analog ground 2 (0 V) — 10 AG3 — Analog ground 3 (0 V) — 11 SPO+ O Receive side voice amplifier output+ High impedance 12 V _{A3} — Analog power supply 3 (3.0 V) — 13 AGGP1 — General purpose port ground 1 (0 V) — 14 GP1 O General purpose port 1 output (Open drain) High impedance 15 GP2 O General purpose port 3 output (Open drain) High impedance 16 GP3 O General purpose port 3 output (Open drain) High impedance 17 GP4 O General purpose port 3 output (Open drain) High impedance 18 AGGP2 — General purpose port 4 output (Open drain) High impedance 19 V _{DD} — Digital power supply (3.0 V) — 20 MCK I Master clock input (2.0 W) — 21 SDA I/O I*C data input/output (Pull-up resister required) High impedance 22 SCL I I*C Shifit clock input — 23 PCMINI I PCM receive	8		0		High impedance
11 SPO+	9	AG2	_		_
11	10	AG3	_	Analog ground 3 (0 V)	_
12	11	SPO+	0		High impedance
13	12	V_{A3}	_		_
14	13		_		_
15 GP2 O General purpose port 2 output (Open drain) High impedance	14	GP1	0		High impedance
16	15	GP2	0		
17	16	GP3	0		High impedance
18	17	GP4	0		
19	18	AGGP2	<u> </u>		<u> </u>
MCK			_		_
SDA			ı		_
SCL	21	SDA	I/O		High impedance
23 PCMIN I PCM receive signal input — 24 PCMOUT O PCM transmit signal output "H" 25 DG — Digital ground (0 V) — 26 BCLK I PCM data shift clock input — 27 SYNC I PCM data shift sync signal input — 28 PDN I Power down control input "L" 29 RG1PDN I Power down input for regulator 1 (3.0 V/0 V) "L" 30 RG2PDN I Power down input for regulator 2 (3.0 V/0 V) "L" 31 AGR1 — Ground for regulator 1 (0 V) — 32 RG10 O Regulator 1 power input (3.6 V) — 34 AGR2 — Ground for regulator 2 (0 V) — 34 AGR2 — Ground for regulator 2 (0 V) — 35 RG20 O Regulator 1 power input (3.6 V) — 35 RG20 O Regulator 2 power output (3.0 V)			1		<u> </u>
24 PCMOUT O PCM transmit signal output "H" 25 DG — Digital ground (0 V) — 26 BCLK I PCM data shift clock input — 27 SYNC I PCM data shift sync signal input — 28 PDN I Power down control input "L" 29 RG1PDN I Power down input for regulator 1 (3.0 V/0 V) "L" 30 RG2PDN I Power down input for regulator 2 (3.0 V/0 V) "L" 31 AGR1 — Ground for regulator 1 (0 V) — 32 RG10 O Regulator 1 power input (3.6 V) — 34 AGR2 — Ground for regulator 2 (0 V) — 35 RG2O O Regulator 2 power output (3.0 V) "L" (RG2PDN = "L") 36 RG2IN I Regulator 2 input (3.6 V) — 37 Va — Analog power supply (3.0 V) — 38 SWA I/O Analog switch A			1	•	_
25 DG — Digital ground (0 V) — 26 BCLK I PCM data shift clock input — 27 SYNC I PCM data shift sync signal input — 28 PDN I Power down control input "L" 29 RG1PDN I Power down input for regulator 1 (3.0 V/0 V) "L" 30 RG2PDN I Power down input for regulator 2 (3.0 V/0 V) "L" 31 AGR1 — Ground for regulator 1 (0 V) — 32 RG10 O Regulator 1 output (3.0 V) "L" (RG1PDN = "L") 33 RG1IN I Regulator 1 power input (3.6 V) — 34 AGR2 — Ground for regulator 2 (0 V) — 35 RG2O O Regulator 2 power output (3.0 V) "L" (RG2PDN = "L") 36 RG2IN I Regulator 2 input (3.6 V) — 37 VA — Analog power supply (3.0 V) — 38 SWA I/O Analog switch A — 40 SWC I/O Analog switch B — 40 SWC I/O Analog switch G <td></td> <td></td> <td>0</td> <td></td> <td>"H"</td>			0		"H"
26 BCLK I PCM data shift clock input — 27 SYNC I PCM data shift sync signal input — 28 PDN I Power down control input "L" 29 RG1PDN I Power down input for regulator 1 (3.0 V/0 V) "L" 30 RG2PDN I Power down input for regulator 2 (3.0 V/0 V) "L" 31 AGR1 — Ground for regulator 1 (0 V) — 32 RG10 O Regulator 1 output (3.0 V) "L" (RG1PDN = "L") 33 RG1IN I Regulator 1 power input (3.6 V) — 34 AGR2 — Ground for regulator 2 (0 V) — 35 RG2O O Regulator 2 power output (3.6 V) — 36 RG2IN I Regulator 2 input (3.6 V) — 37 VA — Analog power supply (3.0 V) — 38 SWA I/O Analog switch A — 40 SWC I/O Analog switch B <t< td=""><td></td><td></td><td>_</td><td></td><td></td></t<>			_		
27 SYNC I PCM data shift sync signal input — 28 PDN I Power down control input "L" 29 RG1PDN I Power down input for regulator 1 (3.0 V/0 V) "L" 30 RG2PDN I Power down input for regulator 2 (3.0 V/0 V) "L" 31 AGR1 — Ground for regulator 1 (0 V) — 32 RG10 O Regulator 1 output (3.0 V) "L" (RG1PDN = "L") 33 RG1IN I Regulator 1 power input (3.6 V) — 34 AGR2 — Ground for regulator 2 (0 V) — 35 RG2O O Regulator 2 power output (3.0 V) "L" (RG2PDN = "L") 36 RG2IN I Regulator 2 input (3.6 V) — 37 VA — Analog power supply (3.0 V) — 38 SWA I/O Analog switch A — 39 SWB I/O Analog switch B — 40 SWC I/O Analog switch C					_
28 PDN I Power down control input "L" 29 RG1PDN I Power down input for regulator 1 (3.0 V/0 V) "L" 30 RG2PDN I Power down input for regulator 2 (3.0 V/0 V) "L" 31 AGR1 — Ground for regulator 1 (0 V) — 32 RG10 O Regulator 1 output (3.0 V) "L" (RG1PDN = "L") 33 RG1IN I Regulator 1 power input (3.6 V) — 34 AGR2 — Ground for regulator 2 (0 V) — 35 RG2O O Regulator 2 power output (3.0 V) "L" (RG2PDN = "L") 36 RG2IN I Regulator 2 input (3.6 V) — 37 VA — Analog power supply (3.0 V) — 38 SWA I/O Analog switch A — 40 SWC I/O Analog switch B — 40 SWC I/O Analog switch C — 41 MIC1I I Transmit side amplifier 1 inverting inpu			1		_
29RG1PDNIPower down input for regulator 1 (3.0 V/0 V)"L"30RG2PDNIPower down input for regulator 2 (3.0 V/0 V)"L"31AGR1—Ground for regulator 1 (0 V)—32RG10ORegulator 1 output (3.0 V)"L" (RG1PDN = "L")33RG1INIRegulator 1 power input (3.6 V)—34AGR2—Ground for regulator 2 (0 V)—35RG20ORegulator 2 power output (3.0 V)"L" (RG2PDN = "L")36RG2INIRegulator 2 input (3.6 V)—37VA—Analog power supply (3.0 V)—38SWAI/OAnalog switch A—40SWCI/OAnalog switch B—40SWCI/OAnalog switch C—41MIC1IITransmit side amplifier 1 inverting input—42MIC10OTransmit side amplifier 2 inverting inputHigh impedance43MIC2IITransmit side amplifier 2 outputHigh impedance45MIC3+ITransmit side amplifier 3 non-inverting input—46MIC3-ITransmit side amplifier 3 outputHigh impedance			1		"L"
RG2PDN			1	•	"L"
AGR1			1		"L"
32 RG1O O Regulator 1 output (3.0 V) "L" (RG1PDN = "L") 33 RG1IN I Regulator 1 power input (3.6 V) — 34 AGR2 — Ground for regulator 2 (0 V) — 35 RG2O O Regulator 2 power output (3.0 V) "L" (RG2PDN = "L") 36 RG2IN I Regulator 2 input (3.6 V) — 37 VA — Analog power supply (3.0 V) — 38 SWA I/O Analog switch A — 40 SWC I/O Analog switch B — 40 SWC I/O Analog switch C — 41 MIC1I I Transmit side amplifier 1 inverting input — 42 MIC1O O Transmit side amplifier 2 inverting input — 44 MIC2O O Transmit side amplifier 3 non-inverting input — 45 MIC3+ I Transmit side amplifier 3 inverting input — 46 MIC3O O Transmit side amp			_		_
33 RG1IN I Regulator 1 power input (3.6 V) —			0		"L" (RG1PDN = "L")
34 AGR2 — Ground for regulator 2 (0 V) — 35 RG2O O Regulator 2 power output (3.0 V) "L" (RG2PDN = "L") 36 RG2IN I Regulator 2 input (3.6 V) — 37 VA — Analog power supply (3.0 V) — 38 SWA I/O Analog switch A — 39 SWB I/O Analog switch B — 40 SWC I/O Analog switch C — 41 MIC1I I Transmit side amplifier 1 inverting input — 42 MIC1O O Transmit side amplifier 2 inverting input — 43 MIC2I I Transmit side amplifier 2 output High impedance 44 MIC2O O Transmit side amplifier 3 non-inverting input — 45 MIC3+ I Transmit side amplifier 3 inverting input — 46 MIC3- I Transmit side amplifier 3 inverting input — 47 MIC3O O Transmit side amplifier 3 output High impedance			-		
35			_		_
36 RG2IN I Regulator 2 input (3.6 V) — 37 V _A — Analog power supply (3.0 V) — 38 SWA I/O Analog switch A — 39 SWB I/O Analog switch B — 40 SWC I/O Analog switch C — 41 MIC1I I Transmit side amplifier 1 inverting input — 42 MIC1O O Transmit side amplifier 2 inverting input High impedance 43 MIC2I I Transmit side amplifier 2 output High impedance 44 MIC2O O Transmit side amplifier 3 non-inverting input — 45 MIC3+ I Transmit side amplifier 3 inverting input — 46 MIC3O O Transmit side amplifier 3 output High impedance			0	, ,	"L" (RG2PDN = "L")
37 VA — Analog power supply (3.0 V) — 38 SWA I/O Analog switch A — 39 SWB I/O Analog switch B — 40 SWC I/O Analog switch C — 41 MIC1I I Transmit side amplifier 1 inverting input — 42 MIC1O O Transmit side amplifier 1 output High impedance 43 MIC2I I Transmit side amplifier 2 inverting input — 44 MIC2O O Transmit side amplifier 2 output High impedance 45 MIC3+ I Transmit side amplifier 3 non-inverting input — 46 MIC3- I Transmit side amplifier 3 inverting input — 47 MIC3O O Transmit side amplifier 3 output High impedance			1		
38 SWA I/O Analog switch A — 39 SWB I/O Analog switch B — 40 SWC I/O Analog switch C — 41 MIC1I I Transmit side amplifier 1 inverting input — 42 MIC1O O Transmit side amplifier 1 output High impedance 43 MIC2I I Transmit side amplifier 2 inverting input — 44 MIC2O O Transmit side amplifier 2 output High impedance 45 MIC3+ I Transmit side amplifier 3 non-inverting input — 46 MIC3— I Transmit side amplifier 3 inverting input — 47 MIC3O O Transmit side amplifier 3 output High impedance			_		_
39 SWB I/O Analog switch B 40 SWC I/O Analog switch C 41 MIC1I I Transmit side amplifier 1 inverting input — 42 MIC1O O Transmit side amplifier 1 output High impedance 43 MIC2I I Transmit side amplifier 2 inverting input — 44 MIC2O O Transmit side amplifier 2 output High impedance 45 MIC3+ I Transmit side amplifier 3 non-inverting input — 46 MIC3- I Transmit side amplifier 3 inverting input — 47 MIC3O O Transmit side amplifier 3 output High impedance			I/O		_
40 SWC I/O Analog switch C — 41 MIC1I I Transmit side amplifier 1 inverting input — 42 MIC1O O Transmit side amplifier 1 output High impedance 43 MIC2I I Transmit side amplifier 2 inverting input — 44 MIC2O O Transmit side amplifier 2 output High impedance 45 MIC3+ I Transmit side amplifier 3 non-inverting input — 46 MIC3- I Transmit side amplifier 3 inverting input — 47 MIC3O O Transmit side amplifier 3 output High impedance					_
41 MIC1I I Transmit side amplifier 1 inverting input — 42 MIC1O O Transmit side amplifier 1 output High impedance 43 MIC2I I Transmit side amplifier 2 inverting input — 44 MIC2O O Transmit side amplifier 2 output High impedance 45 MIC3+ I Transmit side amplifier 3 non-inverting input — 46 MIC3- I Transmit side amplifier 3 inverting input — 47 MIC3O O Transmit side amplifier 3 output High impedance				· ·	_
42 MIC1O O Transmit side amplifier 1 output High impedance 43 MIC2I I Transmit side amplifier 2 inverting input — 44 MIC2O O Transmit side amplifier 2 output High impedance 45 MIC3+ I Transmit side amplifier 3 non-inverting input — 46 MIC3- I Transmit side amplifier 3 inverting input — 47 MIC3O O Transmit side amplifier 3 output High impedance			1		_
43 MIC2I I Transmit side amplifier 2 inverting input — 44 MIC2O O Transmit side amplifier 2 output High impedance 45 MIC3+ I Transmit side amplifier 3 non-inverting input — 46 MIC3- I Transmit side amplifier 3 inverting input — 47 MIC3O O Transmit side amplifier 3 output High impedance	42	MIC1O	0		High impedance
44 MIC2O O Transmit side amplifier 2 output High impedance 45 MIC3+ I Transmit side amplifier 3 non-inverting input — 46 MIC3- I Transmit side amplifier 3 inverting input — 47 MIC3O O Transmit side amplifier 3 output High impedance	43		I	·	<u> </u>
45 MIC3+ I Transmit side amplifier 3 non-inverting input — 46 MIC3- I Transmit side amplifier 3 inverting input — 47 MIC3O O Transmit side amplifier 3 output High impedance			0		High impedance
46 MIC3— I Transmit side amplifier 3 inverting input — 47 MIC3O O Transmit side amplifier 3 output High impedance			- 1		<u> </u>
47 MIC3O O Transmit side amplifier 3 output High impedance			- 1		_
			0		High impedance
48 SG O Analog signal ground (1.4 V) "L"				·	" <u>L</u> "

PIN AND FUNCTIONAL DESCRIPTIONS

MIC1I, MIC1O, MIC2I, MIC2O, MIC3-, MIC3+, MIC3-

Transmit analog inputs and outputs for transmit gain adjustment. Gains of input levels of the pins can be adjusted using external resisters.

MIC1I, MIC2I, and MIC3– are connected to the inverting inputs of the internal transmit amplifiers. MIC3+ is connected to the non-inverting input of the internal transmit amplifier 3. MIC1O, MIC2O, and MIC3O are connected to the internal transmit amplifier outputs. Analog input signals are controlled by the control register (CR1-B7, B6). Also, the amplifiers that are not being selected are deactivated and their outputs are put into high impedance state.

Refer to Figure 1 for gain adjustment.

EAR1O, EAR2O, EXTO, EXTI, SPO-, SPO+

Receive analog outputs and inputs for receive gain adjustment. EAR1O, EAR2O, and EXTO are the receive filter outputs. EAR1O and EAR2O can directly drive a 32 Ω load.

SPO+ and SPO- are differential analog signal outputs which can directly drive an 8 Ω load. The receive side signal outputs can be selected by CR1-B5 and CR1-B4. If the amplifiers connected to EAR1O and EAR2O are not being selected, the amplifiers are deactivated and their outputs are put into high impedance state. Gains of output levels of the pins can be adjusted using the external resistors. The power control is accomplished by CR0-B6. Refer to Figure 1.




Figure 1 Analog Interface

SG

Analog signal ground.

The output voltage of this pin is approximately 1.4 V. Put the bypass capacitors $0.1 \,\mu\text{F}$ ceramic type between this pin and GND to get the specified noise characteristics. During power-down, this output voltage is $0 \, \text{V}$.

SWA, SWB, SWC

Used for an internal analog switch. The pin SWB is connected to the pin SWA or the pin SWC. This is controlled by CR1-B1.

RG1PDN, RG1IN, RG10

Used for Regulator 1. The RG1PDN pin is a power down input. When set to "L", the Regulator 1 changes to the power down state. Since the power down is controlled by a logical OR with CR5-B4 of the control register, set CR5-B4 to logic "0" when using this pin. The RG1IN pin is input to the Regulator 1. The RG1O pin is output from the Regulator 1, whose voltage is 3.0 V. A 1 μ F ceramic type bypass capacitor must be connected between the power input pin and GND, and a 10 μ F tantalum bypass capacitor must be connected from the output pin to GND.

RG2PDN, RG2IN, RG2O

Used for Regulator 2. The RG2PDN pin is a power down input. When set to "L", the Regulator 2 changes to the power down state. Since the power down is controlled by a logical OR with CR5-B5 of the control register, set CR5-B5 to logic "0" when using this pin. The RG2IN pin is the input to the Regulator 2. The RG2O pin is the output from the Regulator 2, whose voltage is 3.0 V. A 1 μ F ceramic type bypass capacitor must be connected between the power input pin and GND, and a 10 μ F tantalum bypass capacitor must be connected from the output pin to GND.

Note1: The RG1O and RG2O outputs must not be used as the 3 V supply for the ML7041.

Note2: The RG1IN and RG2IN should be common near the device and supplied from the same power supply.

GP1, GP2, GP3, GP4

General purpose driver output. Each pin is controlled by CR5-B1 through CR5-B4. By selecting CR5-B7, the GP1 pin can be controlled by the receive side sign bit.

$V_{DD}, V_A, V_{A1}, V_{A2}, V_{A3}$

VDD is the digital power supply. VA, VA1, VA2, and VA3 are the analog power supply pins. Since these pins are separated in the device, connect them as close as possible on the PCB.

DG, AG, AG1, AG2, AG3, AGR1, AGR2, AGGP1, AGGP2

Ground. DG is the digital ground. AG, AG1, AG2, AG3, AGR1, AGR2, AGGP1 and AGGP2 are the analog ground. Since these pins are separated in the device, connect them as close as possible on the PCB.

PDN

Power down and reset control input.

When set to digital "L", the device changes to the power down state and the control register is reset. Since the power down mode is controlled by a logical OR with CR0-B5 of the control register, set CR0-B5 to logic "0" when using this pin. The reset pulse width must be 200 ns or more. Be sure to reset the control register after turning on the power.

MCK

Master clock input.

The frequency must be 2.048 MHz. MCK can be asynchronous with SYNC and BCLK.

If a frequency of BCLK is 2.048 MHz, the BCLK can be shared with MCK.

BCLK

Shift clock input for the PCM data.

The frequency is set in the range of 64 kHz to 2048 kHz for A/μ -law PCM data and set in the range of 128 kHz to 2048 kHz for linear code selection.

SYNC

8 kHz synchronous signal input for transmit and receive PCM data.

Synchronize this signal with BCLK signal. This signal is used to indicate the MSB of the PCM data stream.


PCMOUT

Transmit PCM data output. The PCM output signal is output from MSB, synchronously with the rising edges of BCLK and SYNC. Refer to Figure 2. This is a logic output pin so that external pull-up is not required. This pin outputs logic "L" except during effective PCM data bits, and outputs logic "H" during power-down.

PCMIN

Receive PCM data input.

The PCM input signal is shifted in on the falling edge of BCLK and is input from MSB.



Refer to Figure 2.




Figure 2 PCM Interface Basic Timing Diagram

SDA, SCL

SDA is the serial data input/output pin and SCL is the serial clock line input pin. A pull-up register of 1 to $10 \text{ k}\Omega$ is required for the SDA pin. The master clock is required when data is written or read.

Transfer format

The control register can be controlled according to the I²C bus transfer format.

The control register address is 3 bits long and the register data is 8 bits long. The methods of writing and reading of data are shown below.




Table 1 shows the register map.

Table 1 Control Register Map

Name	A	ddres	ss			Con	trol and De	etect Data				RW
Ivaille	A2	A1	A0	B7	В6	B5	B4	В3	B2	B1	В0	LVV
CR0	0	0	0	Α/μ SEL	SPOUT PON	PDN ALL	PDN TX	PDN RX	SLP	SLP SEL	LNR	R/W
CR1	0	0	1	MIC SEL1	MIC SEL0	SP SEL1	SP SEL0	SHORT FRAME	ı	SW C/A	RX PAD	R/W
CR2	0	1	0	TX ON/OFF	TX GAIN2	TX GAIN1	TX GAIN0	RX ON/OFF	RX GAIN2	RX GAIN1	RX GAIN0	R/W
CR3	0	1	1	SIDE TONE GAIN2	SIDE TONE GAIN1	SIDE TONE GAIN0	TONE ON/OFF	TONE GAIN3	TONE GAIN2	TONE GAIN1	TONE GAIN0	R/W
CR4	1	0	0	DTMF/ OTHERS SEL	TONE SEND		TONE4	TONE3	TONE2	TONE1	TONE0	R/W
CR5	1	0	1	GP1 SEL CR/TONE	_	RG2PDN	RG1PDN	GP4C	GP3C	GP2C	GP1C	R/W
CR6	1	1	0	VOX ON/OFF	ON LVL1	_	_	_		_	_	R/W
CR7	1	1	1	VOX OUT	TX NOISE1	TX NOISE0	_	_	ı	_	_	R

R/W: Read/Write enable R: Read only register

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	V_{DD}	_	-0.3 to +4.6	V
Analog Input Voltage	V _{AIN}	_	-0.3 to V _{DD} +0.3	V
Digital Input Voltage	V_{DIN}	_	-0.3 to V _{DD} +0.3	V
Storage Temperature	T _{STG}	_	-55 to +150	°C
Operating Junction Temperature *	T _{jmax}	_	+150	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Power Supply Voltage	V_{DD}	_	2.4		3.3	٧
Operating Temperature	Та	_	-40	+25	+85	°C
Operating Junction Temperature (Average) *	T _{jmaxa}	_		1	105	°C
Input High Voltage	V _{IH}	all digital input pins	$0.7 \times V_{DD}$		V_{DD}	٧
Input Low Voltage	V _{IL}	all digital input pins	0		$0.20 \times V_{DD}$	V
Digital Input Rise Time	t _{ir}	all digital input pins	_	1	50	ns
Digital Input Fall Time	t _{if}	all digital input pins	_		50	ns
Digital Output Load	C _{DL}	all digital output pins	_	_	100	pF
Bypass Capacitor for SG	C _{SG}	Between SG and AG	0.1	_	_	μF
Master Clock Frequency	F _{MCK}	MCK	-0.01%	2.048	+0.01%	MHz
Pit Clock Frequency	F _{BCK1}	BCLK (A/μ-law)	64	_	2048	kHz
Bit Clock Frequency	F _{BCK2}	BCLK (linear)	128		2048	kHz
Synchronous Signal Frequency	F _{SYNC}	SYNC	_	8.0	_	kHz
Clock Duty Ratio	D _{CLK}	MCK, BCLK	40	50	60	%
Sync Pulse Setting Time	T _{SB}	$SYNC \to BCLK$	-100	_	100	ns
	T _{BS}	$BCLK \rightarrow SYNC$	100	_		ns
Synchronous Signal Width	t _{WS}	SYNC	1BCLK	_	100	μs

^{*} The device should be used in such a way that T_{jmax} (average) is less than 105°C. T_{jmax} is given by the equation:

 $T_{imax} = P \times \theta ja + Ta$

where P = Power dissipation (W)

A 48-pin TQFP package is used.

 θ ja = 195°C (not mounted on a PCB, in still-air-ambient)

 θ ja = 156°C (mounted on a typical PCB, in still-air-ambient)

For more details, refer to PACKAGE INFORMATION DATA BOOK.

ELECTRICAL CHARACTERISTICS

DC Characteristics

 $(V_{DD} = 2.4 \text{ to } 3.3 \text{ V}, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C})$

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Power Supply Current	I _{DD1}	Operating mode No signal (V _{DD} = 3.0 V)	0	5.0	11.0	mA
	I _{DD2}	Operating mode No signal (V _{DD} = 3.0 V) SPO+, SPO- or EAR1, 2 is active	0	16.0	32.0	mA
	I _{DD3}	Power down mode (V _{DD} = 3.0 V, Ta = 25°C)	0	1.0	10	μΑ
Innut Lookogo Current	I _{IH}	$V_I = V_{DD}$	_	1	2.0	μΑ
Input Leakage Current	I _{IL}	V _I = 0 V	_	_	1.5	μΑ
Output High Voltage	V _{OH}	I _{OH} = 0.4 mA	$0.5 \times V_{\text{DD}}$	_	V_{DD}	V
Output Low Voltage	V _{OL}	I _{OL} = -1.2 mA	0	0.2	0.4	V
Input Capacitance	C _{IN}	_	_	5		pF

Analog Interface Characteristics

 $(V_{DD}$ = 2.4 to 3.3 V, Ta = -40 to +85°C)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Input Resistance	R _{INX}	MIC1I, MIC2I, MIC3-, MIC3+	10	1		MΩ
	R _{LGX1}	MIC1O, MIC2O, MIC3O, EXTO	20			kΩ
Output Load Resistance	R_{LGX2}	EAR1O, EAR2O	32			Ω
	R _{LGX3}	SPO+, SPO- differential output	8			Ω
Output Load Capacitance	C_{LGX}	Analog output	_		50	pF
Output Amplitude *	V _{O1}	MIC1O, MIC2O, MIC3O, EXTO, RL = 20 k Ω	_	-	1.3	V _{PP}
		EAR10, EAR20, RL = 32 Ω				
	V_{O2}	SPO+, SPO-, (Differential output) V_{DD} = 3.0 V, RL = 8 Ω	_	_	2.6	V_{PP}
	V _{O3}	SPO- (Single output) V_{DD} = 3.0 V, RL = 20 kΩ , THD = 1%	2.0	2.6	_	V _{PP}
Total Harmonic Distortion	THD	EAR10, EAR20, SPO+, SPO- V _{DD} = 3.0 V (at V _{O1} , V _{O2})	_	_	5.0	%
	V _{OFGX1}	MIC1O, MIC2O, MIC3O	-40	_	40	mV
Offset Voltage	V _{OFGX2}	EAR10, EAR20, SPO+, SPO-, EXTO	-100	ı	100	mV
SG Output Voltage	V_{SG}	SG	_	1.4	_	V
SG Output Impedance	R _{SG}	SG	_	40	80	kΩ
Internal switch ON Impedance	R _{SW}	All internal analog switches (1.4 V DC bias)	_	_	300	Ω

^{* –7.7} dBm (600 Ω) = 0 dBm0, +3.17 dBm0 = 1.3 V_{PP}

AC Characteristics

Parameter Symbol Frequency (Hz) Condition Condition Condition Frequency (Hz) Cothers Min. Typ. Max. U
Transmit Frequency Response Loss T4 3300 Loss T5 3400 Loss R6 3968.75 13
Transmit Frequency Response Loss T3 1020 0 Reference d Loss T4 3300 0 −0.15 − 0.80 d Loss T5 3400 0 − 0.80 d Loss R6 3968.75 13 − − d
Transmit Frequency Response Loss T4 3300 -0.15 - 0.80 d
L _{OSS} T4 3300
L _{OSS} R6 3968.75 13 — — d
Loss R1 0 to 3000 -0.15 - 0.20 d
Receive Frequency Response Loss R2 1020 Reference d
*2 Loss R3 3300 0 — -0.15 — 0.80 d
L _{OSS} R4 3400 0 — 0.80 d
L _{OSS} R5 3968.75 13 — — d
SD T1 3 35 — — d
Transmit Signal to Distortion SD T2 0 35 — — d
Transmit Signal to Distortion Ratio SD T3 1020 -30 *1 35 d
SD T4 —40 28 — — d
SD T5 -45 23 d
SD R1 3 35 — — d
Receive Signal to Distortion SD R2 0 35 — — d
Ratio SD R3 1020 -30 *1 35 d
*2 SD R4 — 40 28 — — d
SD R5 -45 23 d
GT T1 3 -0.5 - 0.5 d
GT T210 Reference d
Transmit Gain Tracking GT T3 1020 -40 — -0.5 — 0.5 d
GT T450 1.0 1.0 d
GT T5 -55 -1.2 - 1.2 d
GT R1 3 -0.5 - 0.5 d
Receive Gain Tracking GT R2 -10 Reference d
*2 GT R3 1020 —40 — —0.5 — 0.5 d
GT R4501.0 1.0 d
GT R5 -55 -1.2 - 1.2 d

^{*1} Use the P-message weighted filter. *2 EXTO output

AC Characteristics (Continued)

-	1			(v D	D - 2.4 IU	3.3 V, 18	140 t	0 +65 C)
		С	ondition					
Parameter	Symbol	Frequency (Hz)	Level (dBm0)	Others	Min.	Тур.	Max.	Unit
Idle Channel Noise	N _{IDLT}	I	MIC1I, MIC2I, MIC3 ± = SG	*1	_		-68	dBmOp
	N_{IDLR}	_	_	*1,*2,*4	_	_	-72	
Absolute Signal Amplitude	A _{VT}	1020	0	MIC1O, MIC2O, MIC3O	0.285	0.320 *3	0.359	Vrms
	A_{VR}			EXTO	0.285	0.320 *3	0.359	Vrms
Power Supply Noise Rejection Ratio	P _{SRRT}	Noise frequency: 0 to 50 kHz	Noise		30	_	_	dB
	P _{SRRR}		level: 50 mVpp	_	30		_	dB
	t _{SDX} t _{SDR}		1 LSTTL + 100 pF	See Figure 6	0	ı	200	ns
Digital Input/Output Timing PCM	t _{XD1} t _{RD1}				0	_	200	ns
Interface	t _{XD2}				0		200	ns
	t _{XD3}				0		200	ns
	f _{SCL}				0	_	100	kHz
	t _{BUF}				4.7	1	_	μs
	t _{HD:STA}				4.0	_	_	μs
	t _{LOW}		CL =	See	4.7	_	_	μs
I ² C Interface timing	t _{HIGH}	_	50 pF	Figure 7	4.0	_	_	μs
	t _{SU:STA}		σο μ.	i igaio i	4.7	_	_	μs
	t _{HD:DAT}				0	_	_	μs
	t _{SU:DAT}				250	_	_	ns
	t _{SU:STO}				4.0	_	_	μs

^{*1} Use the P-message weighted filter. *2 PCMIN input code "11010101" (A-law) "11111111" (μ -law) *3 0.320 Vrms = 0 dBm0 = -7.7 dBm

^{*4} EXTO output

AC Characteristics (DTMF and Other Tones)

 $(V_{DD} = 2.4 \text{ to } 3.3 \text{ V}, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C})$

Parameter	Parameter Symbol Condition			Min.	Тур.	Max.	Unit
Frequency Difference	D_{FT}	DTMF Tones, O	-1.5	_	+1.5	%	
	V _{TL}	Transmit tones (gain setting of	DTMF (Low) and Other Tones	-18	-16	-14	dBm0
Original (reference) Tones Signal	V _{TH} 0 dB) D		DTMF (High)	-16	-14	-12	dBm0
Level *5	V_{RL}	Receive tones		-4	-2	0	dBm0
	V_{RH}		DTMF (High) and Other Tones	-2	0	+2	dBm0
Relative Level of DTMF Tones	R _{DTMF}	V_{TH}/V_{TL} , V_{RH}/V_{RL}		+1	+2	+3	dB

^{*5} Not including programmable gain set values

AC Characteristics (Programmable Gain Stages)

 $(V_{DD} = 2.4 \text{ to } 3.3 \text{ V}, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C})$

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Gain Accuracy	D_G	All gain stages, to programmed value	– 1	0	+1	dB

AC Characteristics (Voice Detect Function)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Voice Detection Time	T_VON	$Silence \to Voice$	_	5	_	ms
Voide Betechtoff Time	T _{VOF}	(Voice/silence differential: 10 dB)	140	160	180	ms
Voice Detection Accuracy	D _{VX}	For detection level set values by CR6-B6	-2.5	0	2.5	dB

AC Characteristics (General Purpose Drivers)

 $(V_{DD} = 2.4 \text{ to } 3.3 \text{ V}, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C})$


Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Output Voltage	Vo	I _{OUT} = 150 mA, GP1 - GP4		_	0.7	V
Output Load Resistance	Ro	100T - 150 IIIA, GFT - GF4	20	_	_	Ω

AC Characteristics (Regulator 1 and 2)


		(- L				,
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Innut Voltage	V _{i1}	I _{OUT} = 50 mA	3.3	3.6	4.1	V
Input Voltage	V _{i2}	I _{OUT} = 150 mA	3.5	3.6	4.1	V
Output Voltage	Vo	RGIN = 3.6 V, I _{OUT} = 0 mA, Ta = 25°C	2.93	3.00	3.07	V
Load Current	Ιο	3.5 V < RGIN < 4.1 V	_	_	150	mA
Dropout Voltage	V_{DROP}	I _{OUT} = 150 mA , RGIN = 3.6 V	_	_	200	mV
Output Voltage Line Regulation	dV _O /dV _I	I _{OUT} = 50 mA 3.3 V < RGIN < 4.1 V, Ta = 25°C	_	0.1	1.25	%/V
Standby Current	I _{stanby}	RG1PDN = 0, RG2PDN = 0		0.1	10	μA

TIMING DIAGRAM


Transmit Side PCM Timing (Normal Synchronous Interface)



Transmit Side PCM Timing (Short Frame Synchronous Interface)



Receive Side PCM Timing (Normal Synchronous Interface)



Receive Side PCM Timing (Short Frame Synchronous Interface)




Figure 6 PCM Interface Timing

I²C Interface




Figure 7 I²C Interface Timing

FUNCTIONAL DESCRIPTION

Control Registers

CR0 (Basic operating mode 1)

Note: The initial value means a value set when the device is reset by the \overline{PDN} pin.

	B7	В6	B5	B4	В3	B2	B1	В0
CR0	Α/μ SEL	SPOUT PON	PDN ALL	PDN TX	PDN RX	SLP	SLP SEL	LNR
Initial value	0	0	0	0	0	0	0	0

B7...... PCM interface companding law select 0: μ-law 1: A-law

B6...... Power-on control for output amplifies (SPO+, SPO-) 0: Power down 1: Power on

B5...... Power down (entire circuitry) 0: Power on 1: Power down

ORed with the inverted PDN signal. When using this data, set PDN to "L".

The control registers are not reset by this signal.

B4...... Power down (transmit only)

0: Power on 1: Power down

0: Power on 1: Power down

0: Power on 1: Power down

B2...... Slope filter enable 0: Slope filter disable 1: Slope filter enable

B1...... Slope filter frequency response select 0: CASE1 1: CASE2

Either CASE1 or CASE2 can be selected in Figure 8. B0...... PCM interface linear code select

0: PCM companding law selected by CR0-B7

1: 14-bit linear code (2's complement)




Figure 8 Slope Filter Frequency Characteristics

CR1 (Basic operating mode 2)

	B7	B6	B5	B4	В3	B2	B1	В0
CR1	MIC SEL1	MIC SEL0	SP SEL1	SP SEL0	SHORT FRAME	_	SW C/A	RX PAD
Initial Value	0	0	0	0	0	0	0	0

B7, B6..... Selection of an input amplifier to encoder

(B7, B6) = (0, 0): MIC1

= (0, 1): MIC2

= (1, 0): MIC3

= (1, 1): No input

Amplifiers which are not selected are powered down and their outputs go in the high impedance state.

B5, B4..... Selection of an output amplifier

(B5, B4) = (0, 0): EXTO

= (0, 1): EAR10

= (1, 0): EAR2O

= (1, 1): No output

Amplifiers which are not selected are powered down and their outputs go in the high impedance state.

B3 Short frame synchronous interface select

0: Long frame synchronous interface,

1: Short frame synchronous interface

B2 Not used. When writing data, write "0".

B1 Analog switch control 0: The SWB pin is internally connected to the SWA pin.

1: The SWB pin is internally connected to the SWC pin. The unconnected pins go in a high impedance state.

B0 Receive side PAD 0: No pad

1: A pad of 12 dB loss is inserted in the receive side voice path.

CR2 (PCM CODEC operating mode setting and transmit/receive gain adjustment)

	В7	В6	B5	B4	В3	B2	B1	В0
CR2	TX ON/OFF	TX GAIN2	TX GAIN1	TX GAIN0	RX ON/OFF	RX GAIN2	RX GAIN1	RX GAIN0
Initial Value	0	0	1	1	0	0	1	1

B7......Transmit side PCM signal ON/OFF 0: ON 1: OFF B6, B5, B4....Transmit side signal gain adjustment (refer to Table 2) B3......Receive side PCM signal ON/OFF 0: ON 1: OFF B2, B1, B0....Receive side signal gain adjustment (refer to Table 2)

Table 2 Transmit/Receive Gain Settings

B6	B5	B4	Transmit Gain	B2	B1	В0	Receive Gain
0	0	0	-6 dB	0	0	0	-12 dB
0	0	1	-4 dB	0	0	1	−9 dB
0	1	0	−2 dB	0	1	0	-6 dB
0	1	1	0 dB	0	1	1	−3 dB
1	0	0	+2 dB	1	0	0	0 dB
1	0	1	+4 dB	1	0	1	+3 dB
1	1	0	+6 dB	1	1	0	+6 dB
1	1	1	+8 dB	1	1	1	+9 dB

The above gain settings table shows the transmit/receive voice signal gain settings and the transmit side gain settings for DTMF tones and other tones. The DTMF and other tone transmit signals are enabled by CR4-B6, and the gain setting is referenced to the levels shown below.

DTMF tones (low group):.....-16 dBm0

DTMF tones (high group) and other tones: ... -14 dBm0

For example, if the transmit gain set value is set to +8 dB (B6, B5, B4) = (1,1,1), then the following tones are output at the PCMOUT pin.

Gains of the side tone (path to receive side from transmit side) and the receive side tone can be set by register CR3.

CR3 (Side tone and other tone generator gain setting)

	B7	В6	B5	B4	В3	B2	B1	В0
CR3	SIDE TONE	SIDE TONE	SIDE TONE	TONE	TONE	TONE	TONE	TONE
	GAIN2	GAIN1	GAIN0	ON/OFF	GAIN3	GAIN2	GAIN1	GAIN0
Initial Value	0	0	0	0	0	0	0	0

B7, B6, B5 Side tone path gain setting (refer to Table 3)

B4......Tone generator ON/OFF 0: OFF 1: ON

B3, B2, B1, B0... Tone generator gain adjustment for receive side (refer to Table 4)

Table 3 Side Tone Gain Settings

			_
B7	В6	B5	Side Tone Path Gain
0	0	0	OFF
0	0	1	–15 dB
0	1	0	–13 dB
0	1	1	–11 dB
1	0	0	−9 dB
1	0	1	–7 dB
1	1	0	–5 dB
1	1	1	−3 dB

Table 4 Receive Side Tone Generator Gain Settings

В3	B2	B1	В0	Tone Generator Gain	В3	B2	B1	В0	Tone Generator Gain
0	0	0	0	OFF	1	0	0	0	–20 dB
 0	0	0	1	–34 dB	1	0	0	1	–18 dB
0	0	1	0	−32 dB	1	0	1	0	–16 dB
 0	0	1	1	–30 dB	1	0	1	1	–14 dB
 0	1	0	0	–28 dB	1	1	0	0	–12 dB
 0	1	0	1	–26 dB	1	1	0	1	–10 dB
0	1	1	0	–24 dB	1	1	1	0	–8 dB
 0	1	1	1	–22 dB	1	1	1	1	−6 dB

The receive side tone generator gain settings shown in Table 4 are referenced to the following levels as a reference.

DTMF tones (low group):....+4 dBm0

DTMF tones (high group) and others tones: .+6 dBm0

For example, if the tone generator gain set value is set to -6 dB (B3, B2, B1, B0) = (1, 1, 1, 1), then tones at the following levels are output at EXTO.

DTMF tone (low group):–2 dBm0

DTMF tone (high group) and other tones:.... 0 dBm0

CR4 (Tone generator operating mode and frequency select)

	B7	В6	B5	B4	В3	B2	B1	В0
CR4	DTMF/ Others SEL	TONE SEND	_	TONE4	TONE3	TONE2	TONE1	TONE0
Initial Value	0	0	0	0	0	0	0	0

B7......DTMF or other tones select 0: Others 1: DTMF

B5......Not used. When writing data, write "0".

B4, B3, B2, B1, B0.. Tone frequency setting (refer to Tables 5-1 and 5-2)

(a) B7 = 1 (DTMF tone)

Table 5-1 Tone Generator Frequency Settings

B4	В3	B2	B1	В0	Frequency	B4	В3	B2	B1	В0	Frequency
*	0	0	0	0	697 Hz + 1209 Hz	*	1	0	0	0	852 Hz + 1209 Hz
*	0	0	0	1	697 Hz + 1336 Hz	*	1	0	0	1	852 Hz + 1336 Hz
*	0	0	1	0	697 Hz + 1477 Hz	*	1	0	1	0	852 Hz + 1477 Hz
*	0	0	1	1	697 Hz + 1633 Hz	*	1	0	1	1	852 Hz + 1633 Hz
*	0	1	0	0	770 Hz + 1209 Hz	*	1	0	0	0	941 Hz + 1209 Hz
*	0	1	0	1	770 Hz + 1336 Hz	*	1	1	0	1	941 Hz + 1336 Hz
*	0	1	1	0	770 Hz + 1477 Hz	*	1	1	1	0	941 Hz + 1477 Hz
*	0	1	1	1	770 Hz + 1633 Hz	*	1	1	1	1	941 Hz + 1633 Hz

*Undefined

(b) B7 = 0 (Other tones)

Table 5-2 Tone Generator Frequency Settings

	Table 3-2 Total Generator Frequency Settings												
B4	В3	B2	B1	В0	Frequency	B4	В3	B2	B1	В0	Frequency		
0	0	0	0	0	2730 Hz/2500 Hz 8 Hz wamb.	1	0	0	0	0	1200 Hz		
0	0	0	0	1	2000 Hz/2667 Hz 8 Hz wamb.	1	0	0	0	1	1300 Hz		
0	0	0	1	0	1000 Hz/1333 Hz 8 Hz wamb.	1	0	0	1	0			
0	0	0	1	1		1	0	0	1	1	1477 Hz		
0	0	1	0	0		1	0	1	0	0	1633 Hz		
0	0	1	0	1		1	0	1	0	1	2000 Hz		
0	0	1	1	0		1	0	1	1	0	2100 Hz		
0	0	1	1	1		1	0	1	1	1			
0	1	0	0	0		1	1	0	0	0	2400 Hz		
0	1	0	0	1	400 Hz	1	1	0	0	1			
0	1	0	1	0	440 Hz	1	1	0	1	0	2500 Hz		
0	1	0	1	1	480 Hz	1	1	0	1	1			
0	1	1	0	0		1	1	1	0	0			
0	1	1	0	1	667 Hz	1	1	1	0	1	2700 Hz		
0	1	1	1	0	800 Hz	1	1	1	1	0			
0	1	1	1	1	1000 Hz	1	1	1	1	1	3000 Hz		

CR5 (Regulator control, General purpose driver control)

	B7	В6	B5	B4	В3	B2	B1	В0
CR5	GP1 SEL CR/TONE	_	RG2PDN	RG1PDN	GP4C	GP3C	GP2C	GP1C
Initial Value	0	0	0	0	0	0	0	0

B7..... Selection of how to control General purpose driver 1.

0: Control register CR5-B0 1: GP1 is controlled by a sign bit of the receiver.

B6..... Not used

B5..... Power down control for Regulator 2

0: Power down 1: Power on

When using this data, set the RG2PDN pin at a "L" level.

B4..... Power down control for Regulator 1

0: Power down 1: Power on

When using this data, set the RG1PDN pin at a "L" level.

B3, B2, B1, B0... General purpose driver control

0: Off (high impedance) 1: On ("L" output)

CR6 (VOX function control)

	В7	В6	B5	B4	В3	B2	B1	В0
CR6	VOX ON/OFF	ON LVL1						
Initial Value	0	0	*	0	0	0	0	0

B7......Voice/silence detect function ON/ OFF 0: OFF 1: ON

If B7 is set to a logic "1", B3 should be set to a logic "1".

B6......Voice detector level setting

0: -26 dBm0 1: -38 dBm0

B5.....Reserved bit. When writing data, write "0".

B4, B3, B2, B1, B0......Not used. When writing data, write "0".

CR7 (Detect register, read only)

	В7	B6	B5	B4	В3	B2	B1	В0
CR7	VOX OUT	TX Noise Level1	TX Noise Level0					_
Initial Value	0	0	0	*	*	*	*	*

*Used for testing the device and undefined

B7...... Transmit side voice/silence detection 0: silence 1: voice detect

B6, B5..... Transmit side silence detect level (indicator)


(0,0): Below -50 dBm0 (0,1): -40 to -50 dBm0

(1,0): -30 to -40 dBm0 (1,1): Above -30 dBm0

Note: These outputs are enabled only when the VOX (CR6-B7) = "1".


B4, B3, B2, B1, B0.... Not used

APPLICATION CIRCUIT



PACKAGE DIMENSIONS

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

REVISION HISTORY

Document		Page			
No.	Date	Previous Edition	Current Edition	Description	
FEDL7041-01	Nov. 2000	_	-	1 st Edition	
FEDL7041-02	Jun. 16, 2004	8	8	More clarification of PCMOUT output state	
FEDL7041-03	Nov. 2, 2005	11	11	Addition of t _{SB}	
		17	17	Addition of t _{SB} Addition of description about t _{XD1} and t _{SDX}	
FEDL7041-04	Mar. 2, 2006	24	24	Addition of description about CR6-B3	

NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not, unless specifically authorized by Oki, authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans.
 - Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2006 Oki Electric Industry Co., Ltd.