

February 1984 Revised January 2005

# MM74HCT04 Hex Inverter

### **General Description**

The MM74HCT04 is a logic function fabricated by using advanced silicon-gate CMOS technology which provides the inherent benefits of CMOS - low quiescent power and wide power supply range. This device is input and output characteristic as well as pin-out compatible with standard 74LS logic families. The MM74HCT04, triple buffered, hex inverters, features low power dissipation and fast switching times. All inputs are protected from static discharge by internal diodes to  $V_{\rm CC}$  and ground.

MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

#### **Features**


- TTL, LS pin-out and threshold compatible
- Fast switching: t<sub>PLH</sub>, t<sub>PHL</sub>=12 ns (typ)
- $\blacksquare$  Low power: 10  $\mu\text{W}$  at DC, 3.7 mW at 5 MHz
- High fanout: ≥ 10 LS loads
- Inverting, triple buffered

## **Ordering Code:**

Order Number	Package Number	Package Description
MM74HCT04M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HCT04SJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HCT04MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HCT04N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
MM74HCT04N_NL	N14A	Pb-Free 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B.

### **Connection Diagram**



## **Absolute Maximum Ratings**(Note 1)

(Note 2)

Supply Voltage (V<sub>CC</sub>) -0.5 to +7.0V DC Input Voltage (V<sub>IN</sub>) -1.5 to  $V_{CC}$  +1.5V DC Output Voltage (V<sub>OUT</sub>) -0.5 to  $V_{CC}$  +0.5VClamp Diode Current (I<sub>IK</sub>, I<sub>OK</sub>) ±20 mA DC Output Current, per pin (I<sub>OUT</sub>) ±25 mA DC  $V_{CC}$  or GND Current, per pin ( $I_{CC}$ ) ±50 mA Storage Temperature Range (T<sub>STG</sub>) -65°C to +150°C Power Dissipation (P<sub>D</sub>) 600 mW

(Note 3) S.O. Package only

Lead Temperature (T<sub>L</sub>)

(Soldering 10 seconds) 260°C

## **Recommended Operating Conditions**

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	4.5	5.5	V
DC Input or Output Voltage			
(V <sub>IN</sub> , V <sub>OUT</sub> )	0	$V_{CC}$	V
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C
Input Rise or Fall Times			
(t <sub>e</sub> , t <sub>t</sub> )		500	ns

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground. Note 3: Power Dissipation temperature derating — plastic "N" package: -

12 mW/°C from 65°C to 85°C.

#### **DC Electrical Characteristics**

 $V_{CC} = 5V \pm 10\%$  (unless otherwise specified)

Symbol	Parameter	Conditions	T <sub>A</sub> =	25°C	$T_A = -40 \text{ to } 85^{\circ}\text{C}$	T <sub>A</sub> = -55 to 125°C	Units
Oymboi		Conditions	Тур	Guaranteed Limits			Offics
V <sub>IH</sub>	Minimum HIGH Level			2.0	2.0	2.0	V
	Input Voltage						
V <sub>IL</sub>	Maximum LOW Level			0.8	0.8	0.8	V
	Input Voltage						
V <sub>OH</sub>	Minimum HIGH Level	$V_{IN} = V_{IL}$					
	Output Voltage	$ I_{OUT}  = 20 \mu A$	$V_{CC}$	V <sub>CC</sub> - 0.1	V <sub>CC</sub> - 0.1	V <sub>CC</sub> - 0.1	V
		$ I_{OUT}  = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$	4.2	3.98	3.84	3.7	V
		$ I_{OUT}  = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$	5.2	4.98	4.84	4.7	V
V <sub>OL</sub>	Maximum LOW Level	$V_{IN} = V_{IH}$					
	Voltage	$ I_{OUT}  = 20 \mu A$	0	0.1	0.1	0.1	V
		$ I_{OUT}  = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$	0.2	0.26	0.33	0.4	V
		$ I_{OUT}  = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$	0.2	0.26	0.33	0.4	V
I <sub>IN</sub>	Maximum Input	$V_{IN} = V_{CC}$ or GND,		±0.1	±1.0	±1.0	μΑ
	Current	V <sub>IH</sub> or V <sub>IL</sub>					
I <sub>CC</sub>	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND		2.0	20	40	μΑ
	Supply Current	$I_{OUT} = 0 \mu A$					
		V <sub>IN</sub> = 2.4V or 0.5V (Note 4)		0.3	0.4	0.5	mA

500 mW

Note 4: This is measured per input with all other inputs held at V<sub>CC</sub> or ground.

## **AC Electrical Characteristics**

 $V_{CC} = 5.0V$ ,  $t_r = t_f = 6$  ns  $C_L = 15$  pF,  $T_A = 25$ °C (unless otherwise noted)

Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay		10	18	ns

# **AC Electrical Characteristics**


 $V_{CC} = 5.0V \pm 10\%$ ,  $t_r = t_f = 6$  ns,  $C_L = 50$  pF (unless otherwise noted)

Symbol	Parameter	Conditions	T <sub>A</sub> = 25°C		T <sub>A</sub> = -40 to 85°C	$T_A = -55$ to $125^{\circ}$ C	Units	
			Тур		Guaranteed L	imits	Onits	
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay		14	20	25	30	ns	
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output Rise & Fall Time		8	15	19	22	ns	
C <sub>PD</sub>	Power Dissipation Capacitance	(Note 5)	20				pF	
C <sub>IN</sub>	Input Capacitance		5	10	10	10	pF	


Note 5:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$ .


# Physical Dimensions inches (millimeters) unless otherwise noted $\frac{0.335 - 0.344}{(8.509 - 8.738)}$ LEAD NO. 1 IDENT 0.010 MAX (0.254) $\frac{0.150 - 0.157}{(3.810 - 3.988)}$ $\frac{0.053 - 0.069}{(1.346 - 1.753)}$ $\frac{0.010 - 0.020}{(0.254 - 0.508)}$ 8° MAX TYP ALL LEADS $\frac{0.004 - 0.010}{(0.102 - 0.254)}$ SEATING PLANE 0.014 0.008 - 0.010 (0.203 - 0.254) TYP ALL LEADS 0.050 (1.270) TYP $\frac{0.014 - 0.020}{(0.356 - 0.508)} \text{ TYP}$ 0.016 - 0.050 (0.406 - 1.270) TYP ALL LEADS 0.004 (0.102) ALL LEAD TIPS 0.008 (0.203) TYP M14A (REV h)

14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A




# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)





ALL LEAD TIPS  $0.90^{+0.15}_{-0.10}$ L2 MAX -C-0.10±0.05




#### NOTES:

A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB\_ REF NOTE 6, DATED 7/93

0.19 - 0.30 | \$\Phi\$ | 0.13\mathbb{A} | B\mathbb{S} | C\mathbb{S} |


- B. DIMENSIONS ARE IN MILLIMETERS
- D. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982


MTC14revD




14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

## Physical Dimensions inches (millimeters) unless otherwise noted (Continued)







14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com