Low Noise Transistors NPN Silicon

COLLECTOR

EMITTER

BASE 2




MMBT5088LT1

MMBT5089LT1*

*Motorola Preferred Device

MAXIMUM RATINGS

Rating	Symbol	5088LT1	5089LT1	Unit
Collector-Emitter Voltage	VCEO	30	25	Vdc
Collector-Base Voltage	VCBO	35	30	Vdc
Emitter-Base Voltage	V _{EBO}	4.5		Vdc
Collector Current — Continuous	ιc	5	0	mAdc



THERMAL CHARACTERISTICS

Characteristic	Symbol	Мах	Unit
Total Device Dissipation FR-5 Board ⁽¹⁾	PD	225	mW
T _A = 25°C Derate above 25°C		1.8	mW/°C
Thermal Resistance, Junction to Ambient	$R_{ heta JA}$	556	°C/W
Total Device Dissipation Alumina Substrate, ⁽²⁾ T _A = 25°C	PD	300	mW
Derate above 25°C		2.4	mW/∘C
Thermal Resistance, Junction to Ambient	R _{θJA}	417	°C/W
Junction and Storage Temperature	TJ, Tstg	-55 to +150	°C

DEVICE MARKING

MMBT5088LT1 = 1Q; MMBT5089LT1 = 1R

ELECTRICAL CHARACTERISTICS (T_A = 25° C unless otherwise noted)

	Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					

Collector-Emitter Breakdown Voltage V(BR)CEO Vdc **MMBT5088** 30 $(I_{C} = 1.0 \text{ mAdc}, I_{B} = 0)$ **MMBT5089** 25 _ Collector-Base Breakdown Voltage Vdc V(BR)CBO $(I_{C} = 100 \ \mu Adc, I_{E} = 0)$ **MMBT5088** 35 **MMBT5089** 30 _ Collector Cutoff Current **ICBO** nAdc $(V_{CB} = 20 \text{ Vdc}, I_{E} = 0)$ **MMBT5088** 50 $(V_{CB} = 15 \text{ Vdc}, I_{E} = 0)$ **MMBT5089** 50 _ Emitter Cutoff Current nAdc **I**EBO $(V_{EB(off)} = 3.0 \text{ Vdc}, I_C = 0)$ **MMBT5088** 50 $(V_{EB(off)} = 4.5 \text{ Vdc}, I_{C} = 0)$ **MMBT5089** _ 100

1. FR-5 = $1.0 \times 0.75 \times 0.062$ in.

2. Alumina = 0.4 \times 0.3 \times 0.024 in. 99.5% alumina.

Thermal Clad is a trademark of the Bergquist Company.

Preferred devices are Motorola recommended choices for future use and best overall value.



MMBT5088LT1 MMBT5089LT1

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted) (Continued)

Characteristic		Symbol	Min	Max	Unit
ON CHARACTERISTICS					
DC Current Gain (I _C = 100 μAdc, V _{CE} = 5.0 Vdc)	MMBT5088 MMBT5089	hFE	300 400	900 1200	_
$(I_{C} = 1.0 \text{ mAdc}, V_{CE} = 5.0 \text{ Vdc})$	MMBT5088 MMBT5089		350 450	-	
$(I_C = 10 \text{ mAdc}, V_{CE} = 5.0 \text{ Vdc})$	MMBT5088 MMBT5089		300 400		
Collector-Emitter Saturation Voltage (I _C = 10 mAdc, I _B = 1.0 mAdc)		V _{CE(sat)}		0.5	Vdc
Base-Emitter Saturation Voltage (I _C = 10 mAdc, I _B = 1.0 mAdc)		V _{BE(sat)}	_	0.8	Vdc
SMALL-SIGNAL CHARACTERISTICS					
Current–Gain — Bandwidth Product (I _C = 500 μ Adc, V _{CE} = 5.0 Vdc, f = 20 MHz)		fT	50	_	MHz
Collector–Base Capacitance (V_{CB} = 5.0 Vdc, I _E = 0, f = 1.0 MHz emitter guarded)		C _{cb}	_	4.0	pF
Emitter–Base Capacitance ($V_{EB} = 0.5 \text{ Vdc}, I_C = 0, f = 1.0 \text{ MHz}$ collector guarded)		C _{eb}		10	pF
Small Signal Current Gain (I _C = 1.0 mAdc, V _{CE} = 5.0 Vdc, f = 1.0 kHz)	MMBT5088 MMBT5089	h _{fe}	350 450	1400 1800	—
Noise Figure (I _C = 100 μ Adc, V _{CE} = 5.0 Vdc, R _S = 10 kΩ, f = 1.0 kHz)	MMBT5088 MMBT5089	NF	_	3.0 2.0	dB





Figure 1. Transistor Noise Model

NOISE CHARACTERISTICS

 $(V_{CE} = 5.0 \text{ Vdc}, T_{A} = 25^{\circ}\text{C})$

NOISE VOLTAGE



0

10 20 50

100 200

500 1 k 2 k 5 k

RS, SOURCE RESISTANCE (OHMS)

Figure 7. Noise Figure

10 k 20 k 50 k 100 k

Figure 6. Total Noise Voltage

500 1 k 2 k

RS, SOURCE RESISTANCE (OHMS)

5 k

50

100 200

3.0

10 20 10 k 20 k 50 k 100 k

MMBT5088LT1 MMBT5089LT1





Figure 12. Current–Gain — Bandwidth Product

INFORMATION FOR USING THE SOT-23 SURFACE MOUNT PACKAGE

MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.





SOT-23 POWER DISSIPATION

The power dissipation of the SOT–23 is a function of the pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by $T_{J(max)}$, the maximum rated junction temperature of the die, $R_{\theta JA}$, the thermal resistance from the device junction to ambient, and the operating temperature, T_A . Using the values provided on the data sheet for the SOT–23 package, P_D can be calculated as follows:

$$P_{D} = \frac{T_{J(max)} - T_{A}}{R_{\theta}JA}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature T_A of 25°C, one can calculate the power dissipation of the device which in this case is 225 milliwatts.

$$P_{D} = \frac{150^{\circ}C - 25^{\circ}C}{556^{\circ}C/W} = 225 \text{ milliwatts}$$

The 556°C/W for the SOT–23 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 225 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT–23 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad[™]. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.


SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

PACKAGE DIMENSIONS



How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244–6609 INTERNET: http://Design-NET.com

 \Diamond

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

