



March 1998-3

FEATURES

- Full Four-Quadrant Multiplication
- On-chip Bus Interface Logic
- +5 V to +15 V Operation
- Low Power Consumption
- Monotonicity Guranteed (Full Temperature Range)
- TTL/15 V CMOS Compatible

APPLICATIONS

- Microprocessor Controlled Gain Circuits
- Microprocessor Controlled Attenuator Circuits
- Microprocessor Controlled Function Generation
- Precision AGC Circuits
- Bus Structured Instruments

GENERAL DESCRIPTION


The MP7524 is a low cost, 8-bit CMOS Digital-to-Analog Converter designed for direct interface to most microprocessors.

Basically an 8-bit DAC with input latches, the MP7524's load cycle is similar to the "write" cycle of a random access memory. Using an advanced thin-film on CMOS

fabrication process, the MP7524 provides accuracy to 1/8 LSB with power dissipation of only 10mW.

Featuring operation from +5 V to +15 V, the MP7524 interfaces directly to most microprocessor buses or output ports. Excellent multiplying characteristics (2- or 4-quadrant) make the MP7524 an ideal choice for many microprocessor controlled gain setting and signal control applications.

SIMPLIFIED BLOCK DIAGRAM




3 Segment D/A Converter with Termination to GND
Logical "1" at Digital Input Steers Current to IOUT1

ORDERING INFORMATION


Package Type	Temperature Range	Part No.	INL (LSB)	DNL (LSB)	Gain Error (% FSR)
Plastic Dip	-40 to +85°C	MP7524JN	±1/2	±1	±1.4%
Plastic Dip	-40 to +85°C	MP7524KN	±1/4	±1	±1.4%
Plastic Dip	-40 to +85°C	MP7524LN	±1/8	±1	±1.4%
SOIC (0.150")	-40 to +85°C	MP7524JR	±1/2	±1	±1.4%
SOIC (0.150")	-40 to +85°C	MP7524KR	±1/4	±1	±1.4%
SOIC (0.300")	-40 to +85°C	MP7524JS	±1/2	±1	±1.4%
SOIC (0.300")	-40 to +85°C	MP7524KS	±1/4	±1	±1.4%
SOIC (0.300")	-40 to +85°C	MP7524LS	±1/8	±1	±1.4%
PLCC	-40 to +85°C	MP7524JP	±1/2	±1	±1.4%
PLCC	-40 to +85°C	MP7524KP	±1/4	±1	±1.4%
PLCC	-40 to +85°C	MP7524LP	±1/8	±1	±1.4%
Ceramic Dip	-40 to +85°C	MP7524AD	±1/2	±1	±1.4%
Ceramic Dip	-40 to +85°C	MP7524BD	±1/4	±1	±1.4%
Ceramic Dip	-40 to +85°C	MP7524CD	±1/8	±1	±1.4%

PIN CONFIGURATIONS


See Packaging Section for Package Dimensions



16 Pin CDIP, PDIP (0.300")



16 Pin SOIC
(Jedec, 0.150" & 0.300")



20 Pin PLCC

PIN OUT DEFINITIONS

CDIP, PDIP and SOIC

PIN NO.	NAME	DESCRIPTION
1	I _{OUT1}	Current Output 1
2	I _{OUT2}	Current Output 2
3	GND	Ground
4	DB7	Data Input Bit 7 (MSB)
5	DB6	Data Input Bit 6
6	DB5	Data Input Bit 5
7	DB4	Data Input Bit 4
8	DB3	Data Input Bit 3
9	DB2	Data Input Bit 2
10	DB1	Data Input Bit 1
11	DB0	Data Input Bit 0 (LSB)
12	\overline{CS}	Chip Select
13	\overline{WR}	Write
14	V _{DD}	Power Supply
15	V _{REF}	Reference Input
16	R _{FB}	Feedback Resistance

PLCC

PIN NO.	NAME	DESCRIPTION
1	N/C	No Connection
2	I _{OUT1}	Current Output 1
3	I _{OUT2}	Current Output 2
4	GND	Ground
5	DB7	Data Input Bit 7 (MSB)
6	N/C	No Connection
7	DB6	Data Input Bit 6
8	DB5	Data Input Bit 5
9	DB4	Data Input Bit 4
10	DB3	Data Input Bit 3
11	N/C	No Connection
12	DB2	Data Input Bit 2
13	DB1	Data Input Bit 1
14	DB0	Data Input Bit 0 (LSB)
15	\overline{CS}	Chip Select
16	N/C	No Connection
17	\overline{WR}	Write
18	V _{DD}	Power Supply
19	V _{REF}	Reference Input
20	R _{FB}	Feedback Resistance

ELECTRICAL CHARACTERISTICS

($V_{DD} = +5\text{ V}$, $V_{REF} = +10\text{ V}$ unless otherwise noted)

Parameter	Symbol	25°C			Tmin to Tmax		Units	Test Conditions/Comments
		Min	Typ	Max	Min	Max		
STATIC PERFORMANCE¹								
Resolution (All Grades)	N	8			8		Bits	FSR = Full Scale Range
Integral Non-Linearity (Relative Accuracy)	INL						LSB	Best Fit Straight Line Spec. (Max INL - Min INL) / 2
J, A			±1/2			±1/2		
K, B			±1/2			±1/2		
L, C			±1/2			±1/2		
Differential Non-Linearity	DNL						LSB	All grades monotonic over full temperature range.
J, A			±1			±1		
K, B			±1			±1		
L, C			±1			±1		
Gain Error	GE			±1.0		±1.4	% FSR	Using Internal R_{FB} Digital Inputs = V_{INH}
Power Supply Rejection Ratio	PSRR			±800		±1600	ppm/%	$ \Delta\text{Gain}/\Delta V_{DD} \Delta V_{DD} = \pm 10\%$ Digital Inputs = V_{INH}
Output Leakage Current (Pin 1)	I_{OUT1}			±50nA		±400nA	nA	Digital Inputs = V_{INL}
DYNAMIC PERFORMANCE								
Current Settling Time ²	t_S			100		150	ns	$R_L = 100\Omega$, $C_L = 10\text{pF}$ Full Scale Change to 1/2 LSB
AC Feedthrough at I_{OUT1} ²	F_T			±1/2		±1	LSB	$V_{REF} = 100\text{kHz}$, 20 Vp-p, sinewave DB0-DB7 = 0 V, $\overline{CS} = \overline{WR} = 0\text{ V}$
at I_{OUT2}				±1/2		±1	LSB	
REFERENCE INPUT								
Input Resistance	R_{IN}	5		20	5	20	kΩ	
DIGITAL INPUTS³								
Logical "1" Voltage	V_{IH}	2.4			2.4		V	$V_{IN} = 0\text{ V}$
Logical "0" Voltage	V_{IL}			0.8		0.8	V	
Input Leakage Current	I_{LKG}			±1		±10	μA	
Input Capacitance ²	C_{IN}			20		20	pF	
ANALOG OUTPUTS²								
Output Capacitance	C_{OUT1}			70		70	pF	DAC Inputs all 1's DAC Inputs all 0's DAC Inputs all 1's DAC Inputs all 0's
	C_{OUT1}			30		30	pF	
	C_{OUT2}			20		20	pF	
	C_{OUT2}			60		60	pF	
POWER SUPPLY⁵								
Supply Current	I_{DD}		1	2		2	mA	All digital inputs = 0 V or all = 5 V All digital inputs = V_{IL} or all = V_{IH}
			1	2		2	mA	

ELECTRICAL CHARACTERISTICS (CONT'D)

Parameter	Symbol	25°C			Tmin to Tmax		Units	Test Conditions/Comments
		Min	Typ	Max	Min	Max		
SWITCHING CHARACTERISTICS^{2, 4}								
Chip Select to Write Set-Up Time	t _{CS}	170			220		ns	
Chip Select to Write Hold Time	t _{CH}	0			0		ns	
Data Valid to Write Set-Up Time	t _{DS}	135			170		ns	
Data Valid to Write Hold Time	t _{DH}	10			10		ns	
Write Pulse Width	t _{WR}	170			220		ns	

NOTES:

- 1 Full Scale Range (FSR) is 10V for unipolar mode.
- 2 Guaranteed but not production tested .
- 3 Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.
- 4 See timing diagram.
- 5 Specified values guarantee functionality. Refer to other parameters for accuracy.

Specifications are subject to change without notice

ELECTRICAL CHARACTERISTICS (VDD = + 15 V, VREF = +10 V unless otherwise noted)

Parameter	Symbol	25°C			Tmin to Tmax		Units	Test Conditions/Comments
		Min	Typ	Max	Min	Max		
STATIC PERFORMANCE¹								
Resolution (All Grades)	N	8			8		Bits	FSR = Full Scale Range
Integral Non-Linearity (Relative Accuracy)	INL						LSB	Best Fit Straight Line Spec. (Max INL - Min INL) / 2
J, A			±1/2			±1/2		
K, B			±1/4			±1/4		
L, C			±1/8			±1/8		
Differential Non-Linearity	DNL						LSB	All grades monotonic over full temperature range.
J, A			±1			±1		
K, B			±1			±1		
L, C			±1			±1		
Gain Error	GE			±0.5		±0.6	% FSR	Using Internal R _{FB} Digital Inputs = V _{INH}
Power Supply Rejection Ratio	PSRR			±200		±400	ppm/%	ΔGain/ΔV _{DD} ΔV _{DD} = ± 10% Digital Inputs = V _{INH}
Output Leakage Current (Pin 1)	I _{OUT1}			±50nA		±200nA	nA	Digital Inputs = V _{INL}
DYNAMIC PERFORMANCE								
Current Settling Time ²	t _S			50		100	ns	RL= 100Ω, CL= 13pF Full Scale Change to 1/2 LSB
AC Feedthrough at I _{OUT1} ² at I _{OUT2}	FT			±1/2		±1	LSB	V _{REF} = 100kHz, 20Vp-p, sinewave DB0 - DB7 = 0 V, CS = WR = 0 V
				±1/2		±1	LSB	
REFERENCE INPUT								
Input Resistance	R _{IN}	5		20	5	20	kΩ	
DIGITAL INPUTS³								
Logical "1" Voltage	V _{IH}	13.5			13.5		V	
Logical "0" Voltage	V _{IL}			1.5		1.5	V	
Input Leakage Current	I _{LKG}			±1		±10	μA	
Input Capacitance ²	C _{IN}			20		20	pF	
ANALOG OUTPUTS²								
Output Capacitance	C _{OUT1}			70		70	pF	DAC Inputs all 1's DAC Inputs all 0's DAC Inputs all 1's DAC Inputs all 0's
	C _{OUT1}			30		30	pF	
	C _{OUT2}			20		20	pF	
	C _{OUT2}			60		60	pF	
POWER SUPPLY								
Supply Current	I _{DD}		1	2		2	mA	All digital inputs = 0 V or all = 15 V All digital inputs = V _{IL} or all = V _{IH}
			1	2		2	mA	

ELECTRICAL CHARACTERISTICS (CONT'D)

Parameter	Symbol	25°C			Tmin to Tmax		Units	Test Conditions/Comments
		Min	Typ	Max	Min	Max		
SWITCHING CHARACTERISTICS^{2, 4}								
Chip Select to Write Set-Up Time	t _{CS}	100			130		ns	
Chip Select to Write Hold Time	t _{CH}	0			0		ns	
Data Valid to Write Set-Up Time	t _{DS}	60			80		ns	
Data Valid to Write Hold Time	t _{DH}	10			10		ns	
Write Pulse Width	t _{WR}	100			130		ns	

NOTES:

- 1 Full Scale Range (FSR) is 10V for unipolar mode.
- 2 Guaranteed but not production tested.
- 3 Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.
- 4 See timing diagram.
- 5 Specified values guarantee functionality. Refer to other parameters for accuracy.

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (T_A = +25°C unless otherwise noted)^{1, 2}

V _{DD} to GND	-0.5, +17 V	Storage Temperature	-65°C to +150°C
Digital Input Voltage to GND (2)	GND -0.5 to V _{DD} +0.5 V	Lead Temperature (Soldering, 10 seconds)	+300°C
I _{OUT1} , I _{OUT2} to GND	-0.5 to 7 V	Package Power Dissipation Rating to 75°C	
V _{REF} to GND	±25 V	CDIP, PDIP, SOIC, PLCC	700mW
V _{RFB} to GND	±25 V	Derates above 75°C	10mW/°C

NOTES:

- 1 Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- 2 Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies.

INTERFACE LOGIC INFORMATION

Mode Selection

MP7524 mode selection is controlled by the \overline{CS} and \overline{WR} inputs.

Write Mode

When \overline{CS} and \overline{WR} are both LOW, the MP7524 is in the WRITE mode, and the MP7524 analog circuit responds to data activity at the DB0-DB7 data bus inputs. In this mode, the MP7524 acts like a non-latched input D/A converter.

Hold Mode

When either \overline{CS} or \overline{WR} is HIGH, the MP7524 is in the HOLD mode. The MP7524 analog output holds the value corresponding to the last digital input present at DB0-DB7 prior to \overline{WR} or \overline{CS} assuming the high state.

\overline{CS}	\overline{WR}	Mode	DAC Response
L	L	Write	DAC responds to data bus (DB0-DB7) inputs
H	X	Hold	Data Bus (DB0-DB7) is locked out
X	H	Hold	DAC holds last data present when \overline{WR} assumed HIGH state

L = LOW state, H = HIGH state, X = Don't care state

Table 1. Mode Selection Table





Figure 1. Write Cycle Timing Diagram



Graph 1. Relative Accuracy vs. Digital Code

MICROPROCESSOR INTERFACE

MP7524/8080A Interface

Figure 2 shows the MP7524 used in the MCS-80 microcomputer system as a Memory Mapped Output Device. The basic CPU group consists of the 8080A CPU, 8224 clock generator and 8228 system controller/bus driver. The MP7524 \overline{WR} input is connected to the 8228 system data bus outputs. The \overline{CS} input is connected to the system address decoding logic. Note that pull-up resistors R3 and R4 are required to ensure that the \overline{CS} and \overline{WR} input HIGH states reach 3.0V min.

Pull-ups are not required on the system data bus since the 8228 VOH is 3.6 V min for DB0-DB7.

System timing is shown in Figure 3. Data is loaded into the MP7524 when the \overline{WR} and \overline{CS} inputs are both LOW. The data is latched into the MP7524 when \overline{WR} returns HIGH. MP7524 updating is accomplished by using any of the 8080A memory write instructions (such as MOV M, r).

The MP7524 can also be addressed and loaded as an isolated Output Device by connecting the MP7524 \overline{WR} input to the 8228 I/O \overline{W} terminal (instead of MEM \overline{W}).




Figure 2. MP7524/8080A Interface




Figure 3. Timing Diagram

NOTE:
 1. Settling Time Is Dependent Primarily Upon Output Amplifier Slewing And Settling Characteristics. Waveform Shown Is Not Representative Of Any Specific Amplifier