



CMOS **Buffered Multiplying 12-Bit Digital-to-Analog Converter** 

### **FEATURES**

- Greater than 2000 V ESD Protection
- Differential Linearity <u>+</u>1/2 LSB Tmin to Tmax
- Microprocessor Compatible
- ٠ Low Glitch Energy
- Gain Error Tempco (2 ppm/°C max)
- Low Sensitivity to Amplifier Offset

- Four Quadrant Multiplication
- Latch-Up Free
- TTL/5 V CMOS Compatible
- **Guaranteed Monotonic**


# **GENERAL DESCRIPTION**

The MP7645B is an improved precision, monolithic 12-bit CMOS 4-quadrant multiplying DAC with an on-board data latch. The latch is loaded by a single 12-bit wide word. Data is loaded into the input latch under the control of  $\overline{CS}$  and  $\overline{WR}$  inputs. These control inputs are level triggered; tying these inputs low makes the input latch transparent allowing direct unbuffered operation of the DAC.

- Stability - The MP7645B incorporates a unique decoding technique yielding excellent accuracy and stability over tem-

perature. Monotonicity is guaranteed over the entire temperature range including the industrial and military ranges. The gain error specification of 2 ppm/°C over a 100°C temperature range equals 0.8 LSB of error.

- Digital Feedthrough The MP7645B has 5 to 8 times less digital feedthrough than similar buffered DACs.
- Low Sensitivity to Output Amplifier Offset The additional linearity error incurred by amplifier offset is reduced by a factor of at least 3 in the MP7645B over conventional DACs. High latch-up resistance and high ESD protection make this a rugged, reliable attenuator!



# SIMPLIFIED BLOCK DIAGRAM




# **ORDERING INFORMATION**

Package Type	Temperature Range	Part No.	INL (LSB)	DNL (LSB)	Gain Error (% FSR)
Plastic Dip	–40 to +85°C	MP7645BKN	<u>+</u> 1	<u>+</u> 1	<u>+</u> 0.2
Plastic Dip	–40 to +85°C	MP7645BLN	<u>+</u> 1/2	<u>+</u> 1/2	<u>+</u> 0.2
Ceramic Dip	–40 to +85°C	MP7645BBD	<u>+</u> 1	<u>+</u> 1	<u>+</u> 0.2
Ceramic Dip	–40 to +85°C	MP7645BCD	<u>+</u> 1/2	<u>+</u> 1/2	<u>+</u> 0.2

# **PIN CONFIGURATION**

See Packaging Section for Package Dimensions



#### **PIN OUT DEFINITIONS**

PIN NO.	NAME	DESCRIPTION	PIN NO.	NAME	DESCRIPTION
1	I <sub>OUT</sub>	Current Output Port	11	DB4	Data Input Bit 4
2	AGND	Analog Ground	12	DB3	Data Input Bit 3
3	DGND	Digital Ground	13	DB2	Data Input Bit 2
4	DB11	Data Input Bit 11 (MSB)	14	DB1	Data Input Bit 1
5	DB10	Data Input Bit 10	15	DB0	Data Input Bit 0 (LSB)
6	DB9	Data Input Bit 9	16	CS	Chip Select Input (Active Low)
7	DB8	Data Input Bit 8	17	WR	Write Input (Active Low)
8	DB7	Data Input Bit 7	18	V <sub>DD</sub>	Positive Voltage Power Supply
9	DB6	Data Input Bit 6	19	V <sub>REF</sub>	Reference Voltage Input
10	DB5	Data Input Bit 5	20	R <sub>FB</sub>	Feedback Resistor Input

Rev. 2.00





# ELECTRICAL CHARACTERISTICS

( $V_{DD}$  = + 15 V,  $V_{REF}$  = +10 V unless otherwise noted)

Parameter	Symbol	Min	25 <sup>°</sup> С Тур	Max	Tmin to Min	Tmax Max	Units	Test Conditions/Comments
STATIC PERFORMANCE <sup>1</sup>								FSR = Full Scale Range
Resolution (All Grades)	N	12			12		Bits	
Integral Non-Linearity (Relative Accuracy) K, B L, C	INL			<u>+</u> 1 +1/2		<u>+</u> 1 <u>+</u> 1/2	LSB	End Point Linearity
L, C Differential Non-Linearity K, B L, C	DNL			<u>+</u> 1/2 <u>+</u> 1 <u>+</u> 1/2		<u>+</u> 1/2 <u>+</u> 1/2	LSB	
Gain Error K, B L, C	GE			<u>+</u> 0.2 <u>+</u> 0.2		<u>+</u> 0.2 <u>+</u> 0.2	% FSR	Using Internal R <sub>FB</sub>
Gain Temperature Coefficient <sup>2</sup>	TC <sub>GE</sub>					<u>+</u> 2	ppm/°C	$\Delta Gain/\Delta Temperature$
Monotonicity K, L		Gu	uarantee	d	Guara	nteed		12-Bit Monotonic Tmin to Tmax
Power Supply Rejection Ratio	PSRR			<u>+</u> 50		<u>+</u> 50	ppm/%	$ \Delta Gain/\Delta V_{DD}  \Delta V_{DD} = \pm 5\%$
Output Leakage Current K, L, B, C	I <sub>OUT</sub>			<u>+</u> 10		<u>+</u> 200	nA	
DYNAMIC PERFORMANCE <sup>2</sup>								
Current Settling Time AC Feedthrough at I <sub>OUT</sub> Propagation Delay	ts F <sub>T</sub> t <sub>PD</sub>		1 5 50			2 typ 5	μs mV p-p ns	Full Scale Change to $1/2$ LSB V <sub>REF</sub> = 10kHz, 20 Vp-p, sinewave From digital input change to 90% of final value
REFERENCE INPUT								
Input Resistance	R <sub>IN</sub>	7	11	25	7	25	kΩ	
DIGITAL INPUTS <sup>3</sup>								
Logical "1" Voltage Logical "0" Voltage Input Leakage Current Input Capacitance <sup>2</sup> Data Control	V <sub>IH</sub> V <sub>IL</sub> I <sub>LKG</sub> C <sub>IN</sub>	3		+0.8 <u>+</u> 1 5 20	3.0	+0.8 <u>+</u> 10 5 20	V V μA pF pF	DB0-DB11 WR, CS
ANALOG OUTPUTS				20		20	۲ <sup>.</sup>	, 00
Output Capacitance <sup>2</sup>	C <sub>OUT</sub> C <sub>OUT</sub>		50 100				pF pF	DAC Inputs all 0's DAC Inputs all 1's

/ / / / / /







# **ELECTRICAL CHARACTERISTICS (CONT'D)**

Parameter	Symbol	Min	25 <sup>°</sup> С Тур	Max	Tmin to Min	o Tmax Max	Units	Test Conditions/Comments
POWER SUPPLY								
Functional Voltage Range <sup>5</sup> Supply Current	V <sub>DD</sub> I <sub>DD</sub>	5		15 1	5	15 1	V mA	All digital inputs = 0 V or all = 5 V
SWITCHING CHARACTERISTICS <sup>2, 4</sup>								
Chip Select to Write Set-Up Time Chip Select to Write Hold Time Write Pulse Width Data Valid to Write Set-Up Time Data Valid to Write Hold Time	tcs t <sub>CH</sub> t <sub>DR</sub> t <sub>DS</sub> t <sub>DH</sub>	180 0 100 100 10					ns ns ns ns ns	

#### NOTES:

<sup>1</sup> Full Scale Range (FSR) is 10V for unipolar mode.

<sup>2</sup> Guaranteed but not production tested.

<sup>3</sup> Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.

<sup>4</sup> See timing diagram.

<sup>5</sup> Specified values guarantee functionality. Refer to other parameters for accuracy.

Specifications are subject to change without notice

# ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)<sup>1, 2, 3</sup>

V <sub>DD</sub> to GND+17 V	Storage Temperature
Digital Input Voltage to GND (2) . GND –0.5 to V <sub>DD</sub> +0.5 V I <sub>OUT1</sub> , I <sub>OUT2</sub> to GND GND –0.5 to V <sub>DD</sub> +0.5 V	Lead Temperature (Soldering, 10 seconds) +300°C
$V_{\text{RFF}}$ to GND (2)	
V <sub>RFB</sub> to GND (2)	Package Power Dissipation Rating to 75°C
AGND to DGND <u>+</u> 0.5 V	CDIP, PDIP
(Functionality Guaranteed <u>+</u> 0.5 V)	Derates above 75°C 13mW/°C

#### NOTES:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.


 Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies.

<sup>3</sup> GND refers to AGND and DGND.





### WRITE CYCLE TIMING DIAGRAM





## APPLICATION NOTES Refer to Section 8 for Applications Information

# MICROPROCESSOR INTERFACING OF THE MP7645B


The MP7645B can interface directly to both 8- and 16-bit microprocessors via its 12-bit wide data latch using standard  $\overline{CS}$  and  $\overline{WR}$  control signals.


A typical interface circuit for an 8-bit processor is shown (*Figure 1.*) This arrangement uses two memory addresses, one for the lower 8 bits of data to the DAC and one for the upper 4 bits of data into the DAC via the latch.
















## 20 LEAD CERAMIC DUAL-IN-LINE (300 MIL CDIP) D20



		HES	MILLIN		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А		0.200		5.08	
b	0.014	0.023	0.356	0.584	
b <sub>1</sub>	0.038	0.065	0.965	1.65	2
с	0.008	0.015	0.203	0.381	
D		1.060		26.92	4
Е	0.220	0.310	5.59	7.87	4
E <sub>1</sub>	0.290	0.320	7.37	8.13	7
е	0.1	00 BSC	2.5	4 BSC	5
L	0.125	0.200	3.18	5.08	
L <sub>1</sub>	0.150		3.81		
Q	0.015	0.070	0.381	1.78	3
S	_	0.080		2.03	6
S <sub>1</sub>	0.005		0.13		6
α	0°	15°	0°	15 <sup>°</sup>	


#### NOTES


- 1. Index area; a notch or a lead one identification mark is located adjacent to lead one and is within the shaded area shown.
- 2. The minimum limit for dimension  $b_1$  may be 0.023 (0.58 mm) for all four corner leads only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. The basic lead spacing is 0.100 inch (2.54 mm) between centerlines.
- 6. Applies to all four corners.
- 7. This is measured to outside of lead, not center.











	INC	HES	MILLIN	ILLIMETERS	
SYMBOL	MIN	MAX	MIN	МАХ	
А		0.200		5.08	
A <sub>1</sub>	0.015		0.38	-	
В	0.014	0.023	0.356	0.584	
B <sub>1</sub> (1)	0.038	0.065	0.965	1.65	
С	0.008	0.015	0.203	0.381	
D	0.945	1.060	24.0	26.92	
E	0.295	0.325	7.49	8.26	
E <sub>1</sub>	0.220	0.310	5.59	7.87	
е	0.1	00 BSC	2.5	4 BSC	
L	0.115	0.150	2.92	3.81	
α	0°	15°	0°	15°	
Q <sub>1</sub>	0.055	0.070	1.40	1.78	
S	0.040	0.080	1.02	2.03	

Note: (1) The minimum limit for dimensions B1 may be 0.023" (0.58 mm) for all four corner leads only.





#### NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contains here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 1993 EXAR Corporation Datasheet April 1995 Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

