## **OKI** Semiconductor

This version: Jul. 2000 Previous version: Sep. 1999

### MSM6652/53/54/55/56-xxx, MSM6652A/53A/ 54A/55A/56A/58A-xxx, MSM66P54-xx, MSM66P56-xx, MSM6650

Internal Mask ROM Voice Synthesis IC, Internal One-Time-Programmable (OTP) ROM Voice Synthesis IC, External ROM Drive Voice Synthesis IC

This document contains minimum specifications. For full specifications, please contact your nearest Oki office or representative.

#### **GENERAL DESCRIPTION**

The MSM6650 family is the successor to OKI's MSM6375 family. To ensure high-quality voice synthesis, the MSM6650 family members offer adaptive differential pulse-code modulation (ADPCM) playback, pulse-code modulation (PCM) playback, 12-bit D/A conversion, and on-chip  $-40~\mathrm{dB/octave\ low-pass\ filter\ (LPF)}$ .

The conventional "beep" tones and 2-channel playback are now easier to use. OKI has added additional functions such as melody play, fade-out, and random playback. OKI has improved external control by adding an Edit ROM. The Edit ROM can be used to form sentences by linking phrases.

The MSM6650 family members can support a variety of applications as it can function in either Standalone Mode or Microcontroller Interface Mode. In Microcontroller Interface Mode, serial input control is available. Serial input control minimizes the number of microcontroller port pins required for voice synthesis control. The MSM6650 family includes an internal mask ROM version, internal one-time-programmable (OTP) ROM version, and external ROM version. The features of the MSM6650 family devices are as follows.

- MSM6652/53/54/55/56-xxx
  - These devices are single-chip voice synthesizers with an on-chip mask ROM using the CMOS technology.
  - Standalone Mode or Microcontroller Interface Mode can be selected by mask option.
- MSM6652A/53A/54A/55A/56A/58A-xxx
  - The trial production period for these devices is shorter than those described above. These devices are suitable for developing prototype models and concept demonstration of new products.
- MSM66P54-xx, MSM66P56-xx
  - The device is a single-chip CMOS voice synthesizer with one-time-programmable (OTP) ROM. Standalone and Microcontroller Interface Modes are selected by using a code (01-04).
  - The user can easily write voice data using the development tool AR761 or AR762, or P54 adapter. Unlike the mask ROM version, the OTP version is suited to applications which requires a small lot production of different type devices or short delivery time.
- MSM6650
  - The MSM6650 device can directly connect external ROM or EPROM of up to 64 Mbits, which stores voice data.
  - This device is ideally suited to an evaluation IC for the MSM6650 family because its circuit configuration is identical to those of the mask ROM-based and OTP version devices.

#### • Option Table

	Pin Name	Microcontroller	Interface Mode	Standalo	ne Mode	_	
	Pin Name	Serial Input	Parallel Input	With Standby	No Standby	-	
MSM6652/53/54/55/56		Mask Option					
MSM6652A/53A/54A/55A/56A/58A	_	Mask Option					
MSM66P54/P56	_	-01	-02	-03	-04	- *	
	CPU	"H"	"H"	"L"	"L"	_	
MSM6650	SERIAL	"H"	"L"	"L"	"L"	-	
	STBY	_	_	"L"	"H"	-	

- \*1. The options for the mask ROM-based devices are mask options. The user should send OKI an option list before starting development. A sample of option list is shown below.
- \*2. A code of OTP version device corresponds to one of the options. The user should specify either MSM66P54-03 or MSM66P54-04 or MSM66P56-03 or MSM66P56-04. (In this case, no option list is required.)

Oki Electric Industry Co., Ltd.

Date:

#### Option List

You are requested to develop MSM665X-XXX on the following conditions.

1. Options

There are four options for the MSM6650 family.

Choose and circle the desired option.

Option	Interface mode	Input	Standby conversion
Option A	Microcontroller	Serial	_
Option B	Microcontroller	Parallel	_
Option C	Standalone	_	Yes
Option D	Standalone	_	No

#### 2. Package and quantity

Item		Package ne desired one)	Quantity	Note	
Ceramic sample	18-pin DIP (ceramic)	24-pin SOP (ceramic)	chip	pcs	Up to 10 samples. Operating temp. : 10 to 30°C
Mold sample	18-pin DIP (plastic)	24-pin SOP (plastic)	chip	pcs	Up to 50 samples
Mass produc- tion	18-pin DIP (plastic)	24-pin SOP (plastic)	chip	pcs per lot monthly	

Signed by \_\_
Title :

Company name :

#### STANDALONE MODE

#### **FEATURES**

Device name	ROM size	Maximum playback time (sec)					
	NOW SIZE	f <sub>SAM</sub> =4.0 kHz	f <sub>SAM</sub> =6.4 kHz	f <sub>SAM</sub> =8.0 kHz	f <sub>SAM</sub> =16 kHz		
MSM6652, 6652A	288 Kbits	16.9	10.5	8.4	4.2		
MSM6653, 6653A	544 Kbits	31.2	19.5	15.6	7.8		
MSM6654, 6654A	1 Mbit	63.8	39.9	31.9	15.9		
MSM6655, 6655A	1.5 Mbits	96.5	60.3	48.2	24.1		
MSM6656, 6656A	2 Mbits	129.1	80.7	64.5	32.2		
MSM6658A	4 Mbits	259.7	162.9	129.8	64.9		
MSM66P54	1 Mbit	63.8	39.9	31.9	15.9		
MSM66P56	2 Mbit	129.1	80.7	64.5	32.2		
MSM6650	64 Mbits (Max)	4194.3	2620.5	2096.4	1048.2		

Note: Actual voice ROM area is smaller by 22 Kbits.

- 4-bit ADPCM or 8-bit PCM sound generation
- Melody function
- Edit ROM function
- Two-channel mixing function
- Built-in random playback function
- Fade-out function via four-step sound volume attenuation
- Built-in beep tone of 0.5 kHz, 1.0 kHz, 1.3 kHz, or 2.0 kHz selectable with a specific code
- Sampling frequency of 4.0 kHz, 5.3 kHz, 6.4 kHz, 8.0 kHz, 10.6 kHz, 12.8 kHz, 16.0 kHz, or 32.0 kHz (32 kHz sampling is not possible when using RC oscillation)
- Up to 120 phrases
- Built-in 12-bit D/A converter
- Built-in –40 dB/octave low-pass filter
- Standby function
- Selectable RC or ceramic oscillation
- Package options:

18-pin plastic DIP (DIP18-P-300-2.54) (Product name: MSM6652-xxxRS/MSM6653-xxxRS/

MSM6654-xxxRS/MSM6655-xxxRS/ MSM6656-xxxRS/MSM6652A-xxxRS/ MSM6653A-xxxRS/MSM6654A-xxxRS/ MSM6655A-xxxRS/MSM6656A-xxxRS/

MSM6658A-xxxRS)

24-pin plastic SOP (SOP24-P-430-1.27-K) (Product name: MSM6652-xxxGS-K/MSM6653-xxxGS-K/

MSM6654-xxxGS-K/MSM6655-xxxGS-K/ MSM6656-xxxGS-K/MSM6652A-xxxGS-K/ MSM6653A-xxxGS-K/MSM6654A-xxxGS-K/ MSM6655A-xxxGS-K/MSM6656A-xxxGS-K/ MSM6658A-xxxGS-K/MSM66P54-03GS-K/ MSM66P54-04GS-K/MSM66P56-03GS-K/

MSM66P56-04GS-K)

20-pin plastic DIP (DIP20-P-300-2.54-W1) (Product name: MSM66P54-03RS/MSM66P54-04RS/


MSM66P56-03RS/MSM66P56-04RS)

64-pin plastic QFP (QFP64-P-1420-1.00-BK) (Product name: MSM6650GS-BK) 64-pin plastic SDIP (SDIP64-P-750-1.778) (Product name: MSM6650SS)


**BLOCK DIAGRAMS** 

FEDL6650-03


# MSM6652/53/54/55/56-xxx MSM6652A/53A/54A/55A/56A/58A-xxx 8



MSM6650 Family




FEDL6650-03




#### **PIN CONFIGURATION (TOP VIEW)**

The MSM66P54-xx and MSM66P56-xx has two more pins than the MSM6652-6658A while their pin configurations are identical.

The additional two pins  $(V_{PP}, \overline{PGM})$  of the MSM66P54-xx/P56-xx may be open at playback after completion of writing.





20-Pin Plastic DIP


MSM6652-xxxRS, MSM6653-xxxRS, MSM6654-xxxRS, MSM6655-xxxRS, MSM6656-xxxRS, MSM6652A-xxxRS, MSM6653A-xxxRS, MSM6654A-xxxRS, MSM6656A-xxxRS, MSM665A-xxxRS, MSM665A-xxxR

MSM66P54-03/-04RS MSM66P56-03/-04RS

#### MSM6652-6658A (Mask ROM)

			`	,	
$V_{DD}$	1	0		24	GND
OSC1	2			23	AOUT
OSC2	3			22	XT/CR
NC	4			21	NC
OSC3	5			20	BUSY
NC	6			19	NC
NC	7			18	NC
$\overline{\text{RND}}$	8			17	RESET
SW0	9			16	TEST
SW1	10			15	A2
SW2	11			14	A1
SW3	12		$\bigcirc$	13	A0
			 	J	

MSM66P54/P56 (OTP)



24-Pin Plastic SOP


MSM6652-xxxGS-K, MSM6653-xxxGS-K, MSM6654-xxxGS-K, MSM6655-xxxGS-K, MSM6656-xxxGS-K, MSM6652A-xxxGS-K, MSM6653A-xxxGS-K, MSM6654A-xxxGS-K, MSM6656A-xxxGS-K, MSM6658A-xxxGS-K, MSM6658A-xxxGS-K

24-Pin Plastic SOP

MSM66P54-03/-04GS-K MSM66P56-03/-04GS-K

#### MSM6650


Product name: MSM6650GS-BK



NC: No connection

64-Pin Plastic QFP

Product name: MSM6650SS



NC: No connection

64-Pin Plastic SDIP

#### **PIN DESCRIPTIONS**

1. MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx 18-Pin plastic DIP

Pin	Symbol	Туре	Description		
5	RESET	I	<b>Reset.</b> Setting this pin to "L" puts the LSI in standby status. At this time, oscillation stops, AOUT is pulled to GND, and the deveice is initialized. This pin has an internal pull-up resistor.		
6	BUSY	0	<b>Busy.</b> This pin outputs a "L" level during playback. At power-on, this pin is at "H" level.		
7	XT/CR	I	<b>XT/CR</b> selectable pin. Set to "H" level when using ceramic oscillation. Set to "L" level when using RC oscillation.		
8	AOUT	0	Sound Output. This is the synthesized output pin of the internal low-pass filter.		
11	0SC1	I	Oscillator 1. This pin is a ceramic oscillator connection pin when using ceramic oscillation. This pin is an RC connection pin when using RC oscillation. When using an external clock, use this pin as the clock input.		
12	OSC2	0	Oscillator 2. This pin is a ceramic oscillator connection pin when using a ceramic oscillator. This is an RC connection pin when using RC oscillation.  Leave open if using an external clock. OSC2 outputs a "L" level in standby status.		
13	OSC3	0	<b>Oscillator 3.</b> Leave open if using a ceramic oscillator. This pin is the RC connection pin when using RC oscillation. When RC oscillation is selected, OSC3 outputs a "H" level in standby status.		
14	RND	I	<b>Random Playback.</b> Random playback starts when the $\overline{RND}$ pin is set to a "L" level. At the fall of $\overline{RND}$ , addresses from the random address playback circuit inside the IC are fetched. Set to a "H" level if random playback is not used. This pin has an internal pull-up resistor.		
15-18	SW0-SW3	I	Phrase Inputs. These pins are phrase input pins corresponding to playback. If the input changes, SW0 to SW3 pins capture address data after 16 ms and speech playback commences. These pins have internal pull-down resistors.		
1-3	A0-A2	I	<b>Phrase Inputs.</b> Phrase input pins correspoding to playback. The A0 input becomes invalid when the random playback function is used.		
9	GND		Ground.		
10	V <sub>DD</sub>	_	<b>Power supply.</b> Insert a $0.1\mu F$ or more bypass capacitor between this pin and GND.		
4	TEST	I	<b>Test Mode.</b> Set to "H" level. This pin has an internal pull-up resistor.		

#### 2.MSM66P54-xx, MSM66P56-xx 20-Pin plastic DIP

Pin	Symbol	Туре	Description
6	RESET	Ι	<b>Reset.</b> Setting this pin to "L" puts the LSI in standby status. At this time, oscillation stops, AOUT is pulled to GND, and the deveice is initialized. This pin has an internal pull-up resistor.
7	BUSY	0	<b>Busy.</b> This pin outputs a "L" level during playback. At power-on, this pin is at "H" level.
8	XT/CR	I	<b>XT/CR</b> selectable pin. Set to "H" level when using ceramic oscillation. Set to "L" level when using RC oscillation.
9	AOUT	0	Sound Output. This is the synthesized output pin of the internal low-pass filter.
12	OSC1	-	Oscillator 1. This pin is a ceramic oscillator connection pin when using ceramic oscillation. This pin is an RC connection pin when using RC oscillation. When using an external clock, use this pin as the clock input.
13	OSC2	0	Oscillator 2. This pin is a ceramic oscillator connection pin when using a ceramic oscillator. This is an RC connection pin when using RC oscillation.  Leave open if using an external clock. OSC2 outputs a "L" level in standby status.
14	OSC3	0	Oscillator 3. Leave open if using a ceramic oscillator. This pin is the RC connection pin when using RC oscillation. When RC oscillation is selected, OSC3 outputs a "H" level in standby status.
15	RND	_	<b>Random Playback.</b> Random playback starts when the $\overline{\text{RND}}$ pin is set to a "L" level. At the fall of $\overline{\text{RND}}$ , addresses from the random address playback circuit inside the IC are fetched. Set to a "H" level if random playback is not used. This pin has an internal pull-up resistor.
16-19	SW0-SW3	I	Phrase Inputs. These pins are phrase input pins corresponding to playback. If the input changes, SW0 to SW3 pins capture address data after 16 ms and speech playback commences. These pins have internal pull-down resistors.
2-4	A0-A2	-	<b>Phrase Inputs.</b> Phrase input pins correspoding to playback. The A0 input becomes invalid when the random playback function is used.
10	GND	_	Ground.
11	$V_{DD}$	_	<b>Power supply.</b> Insert a $0.1\mu F$ or more bypass capacitor between this pin and GND
5	TEST	I	<b>Test Mode.</b> Set to "H" level. This pin has an internal pull-up resistor.
1	V <sub>PP</sub>		Power supply used when writing data to internal OTP ROM. Leave open or set to
<u> </u>	V PP		"H" level during playback.
20	PGM		Interface with voice analysis edit tool AR203 or AR204. Set to "L" level or leave
	I GIVI	'	open during playback.

3.MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx, MSM66P54-xx, MSM66P56-xx 24-Pin plastic SOP

Pin	Symbol	Туре	Description
17	RESET	I	<b>Reset.</b> Setting this pin to "L" puts the LSI in standby status. At this time, oscillation stops, AOUT is pulled to GND, and the deveice is initialized. This pin has an internal pull-up resistor.
20	BUSY	0	<b>Busy.</b> This pin outputs a "L" level during playback. At power-on, this pin is at "H" level.
22	XT/CR	I	<b>XT/CR</b> selectable pin. Set to "H" level when using ceramic oscillation. Set to "L" level when using RC oscillation.
23	AOUT	0	Sound Output. This is the synthesized output pin of the internal low-pass filter.
2	0SC1	1	Oscillator 1. This pin is a ceramic oscillator connection pin when using ceramic oscillation. This pin is an RC connection pin when using RC oscillation. When using an external clock, use this pin as the clock input.
3	OSC2	0	Oscillator 2. This pin is a ceramic oscillator connection pin when using a ceramic oscillator. This is an RC connection pin when using RC oscillation. Leave open if using an external clock. OSC2 outputs a "L" level in standby status.
5	OSC3	0	<b>Oscillator 3.</b> Leave open if using a ceramic oscillator. This pin is the RC connection pin when using RC oscillation. When RC oscillation is selected, OSC3 outputs a "H" level in standby status.
8	RND	I	Random Playback. Random playback starts when the RND pin is set to a "L" level. At the fall of RND, addresses from the random address playback circuit inside the IC are fetched. Set to a "H" level if random playback is not used. This pin has an internal pull-up resistor.
9-12	SW0-SW3	I	Phrase Inputs. These pins are phrase input pins corresponding to playback. If the input changes, SW0 to SW3 pins capture address data after 16 ms and speech playback commences. These pins have internal pull-down resistors.
13-15	A0-A2	I	<b>Phrase Inputs.</b> Phrase input pins correspoding to playback. The A0 input becomes invalid when the random playback function is used.
24	GND	_	Ground.
1	V <sub>DD</sub>	_	Power supply. Insert a 0.1µF or more bypass capacitor between this pin and GND.
16	TEST	I	<b>Test Mode.</b> Set to "H" level. This pin has an internal pull-up resistor.
18	V <sub>PP</sub> *	_	Power supply used when writing data to internal OTP ROM. Leave open or set to "H" level during playback.
7	PGM*	I	Interface with voice analysis edit tool AR203 or AR204. Set to "L" level or leave open during playback.

<sup>\*</sup> Pins for MSM66P54/56-xx only

#### 4.MSM6650 64-Pin plastic QFP (64-Pin plastic SDIP)

Pin	Symbol	Туре	Description		
29(19)	RESET	I	<b>Reset.</b> Setting this pin to "L" puts the LSI in standby status. At this time, oscillation stops, AOUT is pulled to GND, and the deveice is initialized. This pin has an internal pull-up resistor.		
3(57)	BUSY	0	<b>Busy.</b> This pin outputs a "L" level during playback. At power-on, this pin is at "H" level.		
15(5)	XT/CR	I	<b>XT/CR</b> selectable pin. Set to "H" level when using ceramic oscillation. Set "L" level when using RC oscillation.		
5 (59)	AOUT	0	Sound Output. This is the synthesized output pin of the internal low-pass filter		
10(64)	XT/OSC1	I	Oscillator 1. This pin is a ceramic oscillator connection pin when using ceramic oscillation. This pin is an RC connection pin when using RC oscillation. When using an external clock, use this pin as the clock input.		
11(1)	XT/0SC2	0	Oscillator 2. This pin is a ceramic oscillator connection pin when using a ceramic oscillator. This is an RC connection pin when using RC oscillation.  Leave open if using an external clock. OSC2 outputs a "L" level in standby status.		
12(2)	0SC3	0	Oscillator 3. Leave open if using a ceramic oscillator. This pin is the RC connection pin when using RC oscillation. When RC oscillation is selected, OSC3 outputs a "H" level in standby status.		
14(4)	RND	I	<b>Random Playback.</b> Random playback starts when the $\overline{\text{RND}}$ pin is set to a "L" level. At the fall of $\overline{\text{RND}}$ , addresses from the random address playback circuit inside the IC are fetched. Set to a "H" level if random playback is not used. This pin has an internal pull-up resistor.		
21-24 (11-14)	SW0-SW3	I	<b>Phrase Inputs.</b> These pins are phrase input pins corresponding to playback. If the input changes, SW0 to SW3 pins capture address data after 16 ms and speech playback commences. These pins have internal pull-down resistors.		
25-27 (15-17)	A0-A2	I	<b>Phrase Inputs.</b> Phrase input pins correspoding to playback. The A0 input becomes invalid when the random playback function is used.		

Pin	Symbol	Туре	Description
6 (60)	AGND	_	Analog ground pin.
7 (61)	DGND	_	Digital ground pin.
8 (62)	AV <sub>DD</sub>	_	Analog power pin. Insert a 0.1 $\mu F$ or more bypass capacitor in between this pin and AGND.
9 (63)	$DV_DD$	_	Digiral power pin. Insert a 0.1 $\mu\text{F}$ or more bypass capacitor in between this pin and DGND.
16 (6)	CPU	I	<b>CPU Mode.</b> Set to "L" level to select Standalone Mode. Set to "H" level to select Microcontroller Interface Mode.
13, 28 (3, 18)	TEST1, 3	I	<b>Test.</b> Set these pins to "H" level. The TEST1 and TEST3 pins have internal pull-up resistor.
17 (7)	TEST2	I	<b>Test.</b> Set this pin to "L" level.
18 (8)	ĪBUSY	0	I Busy. Outputs a "L" level during voice playback (except during standby conversion time), or when the AOUT pin is at half V <sub>DD</sub> level.
20 (10)	STANDBY	0	Standby Indicator. This output pin remains at "L" level during oscillation.
30 (20)	CE	0	<b>Chip Enable.</b> $\overline{CE}$ is a timing output pin to control read of external memory. This pin outputs when $\overline{RCS}$ is at the "L" level. This pin goes high impedance when $\overline{RCS}$ is at the "H" level.
31 (21)	RCS	I	<b>Read Chip Select.</b> The data bits D0-D7 are internally pulled down when $\overline{RCS}$ is high. Addresses and $\overline{CE}$ are output when $\overline{RCS}$ is at "L" level. The RA22-RA0 address pins and $\overline{CE}$ pin become high impedance.
32, 34-40 (22, 24-30)	D0-D7	I	<b>External Memory Data Bus.</b> Data is input when $\overline{RCS}$ is low. When $\overline{RCS}$ is high, these pins become low due to internal pull-down resistors.
41-63 (31-40, 42-54)	RA0-RA22	0	<b>External Memory Address.</b> These are address pins for an external memory output when $\overline{RCS}$ is low. These pins become high impedance status if $\overline{RCS}$ is in "H" level.
64 (55)	STBY	I	<b>Standby Contorl.</b> If set to "L" level, the MSM6650 enters standby mode 0.2 seconds after voice ends. If set to "H" level, the MSM6650 AOUT output maintains half $V_{DD}$ after voice ends.

#### **ABSOLUTE MAXIMUM RATINGS**

(GND=0 V)

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage	$V_{DD}$	Ta = 25°C	-0.3 to +7.0	V
Input voltage	V <sub>IN</sub>	1α – 25 0	-0.3 to V <sub>DD</sub> +0.3	V
Storage temperature	T <sub>STG</sub>	_	−55 to +150	°C

#### **RECOMMENDED OPERATING CONDITIONS**

(GND=0 V)

Parameter	Symbol	Condition		Range		Unit	
	\/	MSM6652-56, MSM6650,		0.445.5.5			
Power supply voltage	V <sub>DD</sub>	MSM6652A-56A	2.4 to 5.5			V	
	$V_{DD}$	MSM6658A, MSM66P54/P56		3.5 to 5.5		V	
Operating temperature	T <sub>op</sub>	_	-40 to +85			°C	
Master clock frequency 1		When crystal selected	Min.	Тур.	Max.	MHz	
iviaster clock frequency i	†osc1	Wildir Gryslar Sciedled	3.5	4.096	4.5	IVIIIZ	
Master clock frequency 2	f <sub>OSC2</sub>	When RC selected (*)	200	256	300	kHz	

<sup>\*</sup> If RC oscillation is selected, 32kHz sampling frequency cannot be selected.

#### **ELECTRICAL CHARACTERISTICS**

#### **DC Characteristics**

 $(V_{DD}=4.5 \text{ to } 5.5 \text{ V}, \text{ GND}=0 \text{ V}, \text{ Ta}=-40 \text{ to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
"H" input voltage	V <sub>IH</sub>	_	$0.84 \times V_{DD}$	_	_	V
"L" input voltage	V <sub>IL</sub>	_	_		$0.17 \times V_{DD}$	V
"H" output voltage	V <sub>OH</sub>	I <sub>OH</sub> =-1 mA	4.6	_	_	V
"L" output voltage	V <sub>OL</sub>	I <sub>OL</sub> =2 mA	_	_	0.4	V
"H" input current 1	I <sub>IH1</sub>	$V_{IH}=V_{DD}$	_	_	10	μΑ
"H" input current 2	I <sub>IH2</sub>	Internal pull-down resistance	30	90	200	μΑ
"L" input current 1	I <sub>IL1</sub>	$V_{IL}$ =GND	-10	_	_	μΑ
"L" input current 2 (note)	I <sub>IL2</sub>	Internal pull-up resistance	-200	-90	-30	μΑ
Operating power consumption	I <sub>DD</sub>	f <sub>OSC</sub> =4.096 MHz, No load	_	6	10	mA
Standby power consumption		Ta=-40°C to +50°C	_	_	10	μΑ
	IDS	Ta=-40°C to +85°C	_	_	30	μΑ


#### **DC Characteristics**

(V<sub>DD</sub>=2.4 to 3.6 V, GND=0 V, Ta=-40 to +85°C)

		( 00				
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
"H" input voltage	V <sub>IH</sub>	<del>_</del>	0.84×V <sub>DD</sub>	_	_	V
"L" input voltage	V <sub>IL</sub>	_	_	_	0.17×V <sub>DD</sub>	V
"H" output voltage	V <sub>OH</sub>	I <sub>OH</sub> =-1 mA	2.6	_	_	V
"L" output voltage	V <sub>OL</sub>	I <sub>OL</sub> =2 mA	_	_	0.4	V
"H" input current 1	I <sub>IH1</sub>	$V_{IH}=V_{DD}$	_	_	10	μΑ
"H" input current 2	I <sub>IH2</sub>	Internal pull-down resistance	10	30	100	μА
"L" input current 1	I <sub>IL1</sub>	V <sub>IL</sub> =GND	-10	_	_	μΑ
"L" input current 2	I <sub>IL2</sub>	Internal pull-up resistance	-100	-30	-10	μΑ
Operating power consumiption	I <sub>DD</sub>	f <sub>OSC</sub> =4.096 MHz, No load	_	4	7	mA
Standby power consumption		Ta=-40°C to +50°C	_	_	5	μΑ
	I <sub>DS</sub>	Ta=-40°C to +85°C	_	_	20	μΑ
LPF driving resistance	R <sub>AOUT</sub>	When LPF output is selected	50	_	_	kΩ
LPF output impedance	R <sub>LPF</sub>	I <sub>F</sub> =100 μA	_	1	3	kΩ


# APPLICATION CIRCUITS

(MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx, MSM66P54/P56-xx)



Application Circuit in Standalone Mode Supporting 15 Switch-Selected Phrases


(MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx, MSM66P54/P56-xx)




**Application Circuit in Standalone Mode Supporting Four Switch-Selected Words** 

#### **Switches and Playback Addresses**

	A2	<b>A1</b>	Α0	SW3	SW2	SW1	SW0	ADR
S1	0	0	0	0	0	0	1	01
S2	0	0	0	0	0	1	0	02
S3	0	0	0	0	1	0	0	04
S4	0	0	0	1	0	0	0	08



Application Circuit in Standalone Mode Supporting 15 Switch-Selected Phrases



Application Circuit in Standalone Mode Supporting Four 1-Mbit EPROMs

#### MICROCONTROLLER INTERFACE MODE

#### **FEATURES**

Device name	Data ROM	Maximum playback time (sec)						
	size	f <sub>SAM</sub> =4.0 kHz	f <sub>SAM</sub> =6.4 kHz	f <sub>SAM</sub> =8.0 kHz	f <sub>SAM</sub> =16 kHz	f <sub>SAM</sub> =32 kHz		
MSM6652, 6652A	288 Kbits	16.9	10.5	8.4	4.2	2.1		
MSM6653, 6653A	544 Kbits	31.2	19.5	15.6	7.8	3.9		
MSM6654, 6654A	1 Mbit	63.8	39.9	31.9	15.9	7.9		
MSM6655, 6655A	1.5 Mbits	96.5	60.3	48.2	24.1	12.0		
MSM6656, 6656A	2 Mbits	129.1	80.7	64.5	32.2	16.1		
MSM6658A	4 Mbits	259.7	162.9	129.8	64.9	32.4		
MSM66P54	1 Mbit	63.8	39.9	31.9	15.9	7.9		
MSM66P56	2 Mbit	129.1	80.7	64.5	32.2	16.1		
MSM6650	64 Mbits (Max)	4194.3	2620.5	2096.4	1048.2	524.1		

Note: Actual voice ROM area is smaller by 22 Kbits.

- 4-bit ADPCM or 8-bit PCM sound generation
- Melody function
- Edit ROM function
- Two-channel mixing function
- Fade-out function via four-step sound volume attenuation
- Serial input or parallel input selectable
- Built-in beep tone of 0.5 kHz, 1.0 kHz, 1.3 kHz, or 2.0 kHz selectable with a specific code
- Sampling frequency of 4.0 kHz, 5.3 kHz, 6.4 kHz, 8.0 kHz, 10.6 kHz, 12.8 kHz, 16.0 kHz, or 32.0 kHz (32 kHz sampling is not possible when using RC oscillation)
- Up to 127 phrases
- Built-in 12-bit D/A converter
- Built-in –40 dB/octave low-pass filter
- Standby function
- Package options:

18-pin plastic DIP (DIP18-P-300-2.54) (Product name: MSM6652-xxxRS/MSM6653-xxxRS/ MSM6654-xxxRS/MSM6655-xxxRS/ MSM6656-xxxRS/MSM6652A-xxxRS/ MSM6653A-xxxRS/MSM6654A-xxxRS/ MSM6655A-xxxRS/MSM6656A-xxxRS/ MSM6658A-xxxRS) 24-pin plastic SOP (SOP24-P-430-1.27-K) (Product name:MSM6652-xxxGS-K/MSM6653-xxxGS-K/ MSM6654-xxxGS-K/MSM6655-xxxGS-K/ MSM6656-xxxGS-K/MSM6652A-xxxGS-K/

MSM6653A-xxxGS-K/MSM6654A-xxxGS-K/ MSM6655A-xxxGS-K/MSM6656A-xxxGS-K/ MSM6658A-xxxGS-K/MSM66P54-01GS-K/ MSM66P54-02GS-K/MSM66P56-01GS-K/


MSM66P56-02GS-K)

20-pin plastic DIP (DIP20-P-300-2.54-W1) (Product name: MSM66P54-01RS/MSM66P54-02RS/ MSM66P56-01RS/MSM66P56-02RS)

64-pin plastic QFP (QFP64-P-1420-1.00-BK)(Product name: MSM6650GS-BK) 64-pin plastic SDIP (SDIP64-P-750-1.778) (Product name: MSM6650SS)

FEDL6650-03


# MSM6652/53/54/55/56-xxx MSM6652A/53A/54A/55A/56A/58A-xxx **BLOCK DIAGRAMS**



MSM66P54/P56-xx

FEDL6650-03


MSM6650 Family



#### **PIN CONFIGURATION (TOP VIEW)**

The MSM66P54/P56-xx has two more pins than the MSM6652-6658A while their pin configurations are identical.

The additional two pins ( $V_{PP}$ ,  $\overline{PGM}$ ) of the MSM66P54/P56-xx may be open at playback after completion of writing.



MSM66P54/P56 (OTP) V<sub>PP</sub> 1 20 PGM 14 2 19 | 13/PORT1 18 I2/P0RT0 15/SI 3 16/SD 4 17 |11 CH 5 16 10 15 ST RESET 6 14 CMD BUSY 7 13 XT NAR 8 12 XT AOUT 9 11 V<sub>DD</sub> GND 10

20-Pin Plastic DIP

MSM66P54/P56 (OTP)

MSM6652-xxxRS, MSM6653-xxxRS, MSM6654-xxxRS, MSM6655-xxxRS, MSM6656-xxxRS, MSM6652A-xxxRS, MSM6653A-xxxRS, MSM6654A-xxxRS, MSM6656A-xxxRS, MSM665A-xxxRS, MSM665A-xxxR

MSM66P54-01/-02RS MSM66P56-01/-02RS

#### MSM6652-6658A (Mask ROM)

#### 24 GND 24 GND $V_{DD}$ $V_{DD}$ 2 23 AOUT 2 23 AOUT XΤ XT 22 $\overline{\mathsf{XT}}$ 22 NAR $\overline{\mathsf{XT}}$ 3 NAR 3 NC 21 NC NC 21 NC 4 4 BUSY **CMD** 5 20 BUSY **CMD** 5 20 NC 6 19 NC NC 6 19 NC NC 7 18 NC PGM 7 18 V<sub>PP</sub> ST 8 17 RESET $\overline{\mathsf{ST}}$ 8 17 RESET 10 9 16 CH 10 9 16 CH 15 16/SD 10 16/SD 10 15 11 11 I2/PORT0 14 15/SI I2/PORT0 14 15/SI 11 11 I3/PORT1 12 13 I3/PORT1 12 13 | 14

24-Pin Plastic SOP


MSM6652-xxxGS-K, MSM6653-xxxGS-K, MSM6654-xxxGS-K, MSM6655-xxxGS-K, MSM6656-xxxGS-K, MSM6652A-xxxGS-K, MSM6653A-xxxGS-K, MSM6654A-xxxGS-K, MSM6655A-xxxGS-K, MSM6656A-xxxGS-K, MSM6658A-xxxGS-K

24-Pin Plastic SOP

MSM66P54-01/-02GS-K MSM66P56-01/-02GS-K

#### MSM6650


Product name: MSM6650GS-BK



NC: No connection

64-Pin Plastic QFP

Product name: MSM6650SS



NC: No connection

64-Pin Plastic SDIP

#### **PIN DESCRIPTIONS**

1.MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx 18-Pin plastic DIP

Pin	Symbol	Туре	Description
			Reset. The devices enter stanby status when a low level is input to this pin.
5	RESET	1	When RESET, oscillation stops. The AOUT output goes to ground and the IC
Ü	112021	·	status is reinitialized.
			This pin has an internal pull-up resistor.
6	BUSY	0	<b>Busy.</b> Outputs a "L" level during playback and a "H" level when power is turned ON
			The CMD and ST inputs become effective when high. NAR indicates whether the
7	NAR	0	address bus (10 through 16) is ready to accept another address. When high, it is
			ready to accept. NAR goes high when power is turned ON.
	10117		Analog Speech Output. D/A converter output or LPF output is selected by
8	AOUT	0	entering the command.
			Ceramic Oscillator Input. This pin has an internal 0.5 to 5 M $\Omega$ feedback
11	XT	I	resistor between XT and $\overline{\text{XT}}$ . If an external clock is used, this is the clock input pin.
12	XT	0	Ceramic Oscillator Output. If an external clock is used, leave this pin open.
			Command Input and Option Control. This pin is used as command and
			option input when CMD is at the high level with $\overline{ST}$ low. If this pin is not used or
13	CMD	I	serial input is optioned, set this pin to "H" level. This pin has an internal pull-up
			resistor.
			<b>Start.</b> Speech playback starts at the fall of the $\overline{ST}$ pulse. The IO - I6 addresses
14	ST	- 1	are latched at the rise of the $\overline{\rm ST}$ pulse. Input a $\overline{\rm ST}$ pulse when NAR goes to the
			high level for channels 1 and 2. This pin has an internal pull-up resistor.
4	CH	1	<b>Channel Control.</b> Channel 1 is selected when the input is pulled high. Channel 2
	011	'	is selected when the input is low. This pin has an internal pull-up resistor.
3	I6/SD	ı	This pin is command and user-defined phrase input when parallel input is optioned
J	10/30	'	This pin is serial data (command and address) input when serial input is optioned.
2	I5/SI	ı	This pin is command and user-defined phrase input when parallel input is optioned
2	13/31	ı	This pin is used as serial clock input when serial input is optioned.
			This pin is command and user-defined phrase input when parallel input is optioned
1	14	I	When serial input is optioned, set this pin to "L" level. This pin has an internal
			pull-down resistor.
			This pin is command and user-defined phrase input when parallel input is optioned.
18	I3/P0RT1	1/0	When serial input is optioned, this pin is a port output. The port output is controlled
			by entering external silence insertion code.
			This pin is command and user-defined phrase input when parallel input is optioned.
17	I2/PORT0	1/0	When serial input is optioned, this pin is a port output. The port output is controlled
			by entering external silence insertion code.
			This pin is command and user-defined phrase input when parallel input is optioned
15, 16	10, 11	I	When serial input is optioned, set this pin to "L" level. This pin has an internal
			pull-down resistor.
9	GND	_	Ground pin.

#### 2.MSM66P54/P56-xx 20-Pin plastic DIP

Pin	Symbol	Туре	Description
	-		Reset. The devices enter stanby status when a low level is input to this pin.
6	RESET	1	When RESET, oscillation stops. The AOUT output goes to ground and the IC
			status is reinitialized.
	BUOV		This pin has an internal pull-up resistor.
7	BUSY	0	Busy. Outputs a "L" level during playback and a "H" level when power is turned ON
0	NAD		The CMD and ST inputs become effective when high. NAR indicates whether the
8	NAR	0	address bus (10 through 16) is ready to accept another address. When high, it is
			ready to accept. NAR goes high when power is turned ON.
9	AOUT	0	Analog Speech Output. D/A converter output or LPF output is selected by
			entering the command.
12	XT		Ceramic Oscillator Input. This pin has an internal 0.5 to 5 $M\Omega$ feedback
			resistor between XT and $\overline{\text{XT}}$ . If an external clock is used, this is the clock input pin.
13	XT	0	Ceramic Oscillator Output. If an external clock is used, leave this pin open.
			Command Input and Option Control. This pin is used as command and
14	CMD	1	option input when CMD is at the high level with $\overline{ST}$ low. If this pin is not used or
			serial input is optioned, set this pin to "H" level. This pin has an internal pull-up resistor.
			Start. Speech playback starts at the fall of the ST pulse. The IO - I6 addresses
15	ST	1	are latched at the rise of the ST pulse. Input a ST pulse when NAR goes to the
			high level for channels 1 and 2. This pin has an internal pull-up resistor.
-	CH		Channel Control. Channel 1 is selected when the input is pulled high. Channel 2
5	СП	I	is selected when the input is low. This pin has an internal pull-up resistor.
4	I6/SD		This pin is command and user-defined phrase input when parallel input is optioned
4	10/30	I	This pin is serial data (command and address) input when serial input is optioned.
3	I5/SI	1	This pin is command and user-defined phrase input when parallel input is optioned
J	13/31	'	This pin is used as serial clock input when serial input is optioned.
•			This pin is command and user-defined phrase input when parallel input is optioned.
2	14		When serial input is optioned, set this pin to "L" level. This pin has an internal pull-down resistor.
10	IO/DODT4	1/0	This pin is command and user-defined phrase input when parallel input is optioned. When serial input is optioned, this pin is a port output. The port output is controlled
19	I3/PORT1	1/0	
			by entering external silence insertion code.  This pin is command and user-defined phrase input when parallel input is optioned.
10	IO/DODTO	1/0	
18	I2/PORT0	1/0	When serial input is optioned, this pin is a port output. The port output is controlled
			by entering external silence insertion code.
40.47			This pin is command and user-defined phrase input when parallel input is optioned.
16, 17	10, 11		When serial input is optioned, set this pin to "L" level. This pin has an internal
40	OND		pull-down resistor.
10	GND		Ground pin.
11	V <sub>DD</sub>		Power supply. Insert a 0.1μF ro more bypass capacitor between this pin and GND
1	V <sub>PP</sub>	-	Supply voltage for writing data to internal OTP ROM.
20	PGM	1	Interface with voice analysis edit tools AR203 and AR204. Set to "L" level or leave
			open during playback. This pin has an internal pull-down resistor.

3. MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx, MSM66P54/P56-xx 24-Pin plastic SOP

Pin	Symbol	Туре	Description
17	RESET	I	Reset. The devices enter stanby status when a low level is input to this pin.  When RESET, oscillation stops. The AOUT output goes to ground and the IC status is reinitialized.  This pin has an internal pull-up resistor.
20	BUSY	0	<b>Busy.</b> Outputs a "L" level during playback and a "H" level when power is turned ON
22	NAR	0	The CMD and ST inputs become effective when high. NAR indicates whether the address bus (I0 through I6) is ready to accept another address. When high, it is ready to accept. NAR goes high when power is turned ON.
23	AOUT	0	<b>Analog Speech Output.</b> D/A converter output or LPF output is selected by entering the command.
2	XT	ı	<b>Ceramic Oscillator Input.</b> This pin has an internal 0.5 to 5 M $\Omega$ feedback resistor between XT and $\overline{\text{XT}}$ . If an external clock is used, this is the clock input pin.
3	XT	0	Ceramic Oscillator Output. If an external clock is used, leave this pin open.
5	CMD	I	<b>Command Input and Option Control.</b> This pin is used as command and option input when CMD is at the high level with $\overline{ST}$ low. If this pin is not used or serial input is optioned, set this pin to "H" level. This pin has an internal pull-up resistor.
8	ST	I	<b>Start.</b> Speech playback starts at the fall of the $\overline{ST}$ pulse. The IO - I6 addresses are latched at the rise of the $\overline{ST}$ pulse. Input a $\overline{ST}$ pulse when NAR goes to the high level for channels 1 and 2. This pin has an internal pull-up resistor.
16	CH	ı	<b>Channel Control.</b> Channel 1 is selected when the input is pulled high. Channel 2 is selected when the input is low. This pin has an internal pull-up resistor.
15	I6/SD	I	This pin is command and user-defined phrase input when parallel input is optioned. This pin is serial data (command and address) input when serial input is optioned.
14	I5/SI	I	This pin is command and user-defined phrase input when parallel input is optioned.  This pin is used as serial clock input when serial input is optioned.
13	14	I	This pin is command and user-defined phrase input when parallel input is optioned. When serial input is optioned, set this pin to "L" level. This pin has an internal pull-down resistor.
12	I3/PORT1	1/0	This pin is command and user-defined phrase input when parallel input is optioned. When serial input is optioned, this pin is a port output. The port output is controlled by entering external silence insertion code.
11	I2/PORT0	1/0	This pin is command and user-defined phrase input when parallel input is optioned. When serial input is optioned, this pin is a port output. The port output is controlled by entering external silence insertion code.

Pin	Symbol	Туре	Description
9, 10	10, 11	ı	This pin is command and user-defined phrase input when parallel input is optioned When serial input is optioned, set this pin to "L" level. This pin has an internal pull-down resistor.
24	GND	_	Ground pin.
1	V <sub>DD</sub>	_	Power supply. Insert a 0.1µF ro more bypass capacitor between this pin and GND
18	V <sub>PP</sub> *	_	Supply voltage for writing data to internal OTP ROM.
7	PGM *	I	Interface with voice analysis edit tools AR761 and AR762. Set to "L" level or leave open during playback. This pin has an internal pull-down resistor.

<sup>\*</sup> Pins for MSM66P54/56-xx only

#### 4.MSM6650

64-Pin plastic QFP (64-Pin plastic SDIP)

Pin	Symbol	Туре	Description
29 (19)	RESET	I	Reset. The devices enter stanby status when a low level is input to this pin.  When RESET, oscillation stops. The AOUT output goes to ground and the IC status is reinitalized.
3 (57)	BUSY	0	This pin has an internal pull-up resistor. <b>Busy.</b> Outputs a "L" level during playback and a "H" level when power is turned ON
4 (58)	NAR	0	The CMD and ST inputs become effective when high. NAR indicates whether the address bus (I0 through I6) is ready to accept another address. When high, it is ready to accept. NAR goes high when power is turned ON.
5 (59)	AOUT	0	<b>Analog Speech Output.</b> D/A converter output or LPF output is selected by entering the command.
10 (64)	XT	I	<b>Ceramic Oscillator Input.</b> This pin has an internal 0.5 to 5 M $\Omega$ feedback resistor between XT and $\overline{\text{XT}}$ . If an external clock is used, this is the clock input pin.
11 (1)	XT	0	Ceramic Oscillator Output. If an external clock is used, leave this pin open.
13 (3)	CMD	1	<b>Command Input and Option Control.</b> This pin is used as command and option input when CMD is at the high level with $\overline{ST}$ low. If this pin is not used or serial input is optioned, set this pin to "H" level. This pin has an internal pull-up resistor.
14 (4)	ST	I	<b>Start.</b> Speech playback starts at the fall of the $\overline{ST}$ pulse. The IO - I6 addresses are latched at the rise of the $\overline{ST}$ pulse. Input a $\overline{ST}$ pulse when NAR goes to the high level for channels 1 and 2. This pin has an internal pull-up resistor.
28 (18)	СН	I	<b>Channel Control.</b> Channel 1 is selected when the input is pulled high. Channel 2 is selected when the input is low. This pin has an internal pull-up resistor.
27 (17)	I6/SD	I	This pin is command and user-defined phrase input when parallel input is optioned. This pin is serial data (command and address) input when serial input is optioned.
26 (16)	I5/SI	I	This pin is command and user-defined phrase input when parallel input is optioned.  This pin is used as serial clock input when serial input is optioned.
25 (15)	14	I	This pin is command and user-defined phrase input when parallel input is optioned. When serial input is optioned, set this pin to "L" level. This pin has an internal pull-down resistor.
24 (14)	I3/PORT1	1/0	This pin is command and user-defined phrase input when parallel input is optioned. When serial input is optioned, this pin is a port output. The port output is controlled by entering external silence insertion code.
23 (13)	I2/PORT0	1/0	This pin is command and user-defined phrase input when parallel input is optioned When serial input is optioned, this pin is a port output. The port output is controlled by entering external silence insertion code.
1, 22 (11, 12)	10, 11	I	This pin is command and user-defined phrase input when parallel input is optioned When serial input is optioned, set this pin to "L" level. This pin has an internal pull-down resistor.

Pin	Symbol	Туре	Description			
6 (60)	AGND	_	Analog ground pin.			
7 (61)	DGND	_	Digital ground pin.			
8 (62)	AV <sub>DD</sub>	_	Analog power pin. Insert a $0.1\mu F$ or more bypass capacitor between this pin and AGND.			
9 (63)	DV <sub>DD</sub>	_	<b>Digital power pin.</b> Insert a $0.1\mu F$ or more bypass capacitor between this pin and DGND.			
12 (2)	MCK	0	Main clock output pin. Use MCK as a connection pin for the MSC1192, etc.			
	IVIOIX	U	When the IC is in standby status, MCK is held high.			
16 (6)	CPU	I	<b>CPU Mode.</b> Set to "H" level to select Microcontroller Interface Mode.			
			Serial/Parallel Interface Select. This input selects either the parallel or the			
17 (7)	SERIAL	I	erial input interface. The serial input interface is selected with a high level; the			
			parallel input interface is selected with a low level.			
20 (20)	CE	0	$\textbf{Chip Enable.} \ \overline{\text{CE}} \ \text{is a timing output pin to control read of external memory. This pin outputs}$			
30 (20)	UE	U	when $\overline{RCS}$ is at the "L" level. This pin goes high impedance when $\overline{RCS}$ is at the "H" level.			
31 (21)	RCS	I	<b>Read Chip Select.</b> The data bits D0-D7 are internally pulled down when $\overline{RCS}$ is high.			
32, 34-40	D0 - D7		External Memory Data Bus. Data is input when RCS is low. When RCS is high,			
(22, 24-30)	00-07	'	these pins become low due to internal pull-down resistors.			
41-63	RA0 - RA22	0	External Memory Address. These are address pins for an external memory output			
(31-40, 42-54)	NAU - NAZZ	0	when $\overline{RCS}$ is low. These pins become high impedance status if $\overline{RCS}$ is in "H" level.			
15, 64	TEST1, 2		Toot Cat these pins to "Ll" level			
(5, 55)	(5, 55)		<b>Test.</b> Set these pins to "H" level.			
18 (8)	ĪBUSY	0	Outputs a "L" level during playback or when AOUT is at 1/2 V <sub>DD</sub> (except standby conversion)			
20 (10)	STANDBY	0	Outputs a "L" level during which the device is oscillating.			

#### **ABSOLUTE MAXIMUM RATINGS**

(GND=0 V)

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage	$V_{DD}$	Ta = 25°C	-0.3 to +7.0	V
Input voltage	V <sub>IN</sub>	1α – 20 0	-0.3 to V <sub>DD+</sub> 0.3	V
Storage temperature	T <sub>STG</sub>	_	−55 to +150	°C

#### **RECOMMENDED OPERATING CONDITIONS**

(GND=0 V)

Parameter	Symbol	Condition	Range			Unit
Power supply voltage	V <sub>DD</sub>	MSM6652-56, MSM6650, MSM6652A-56A		V		
		MSM6658A, MSM66P54/P56		V		
Operating temperature	T <sub>op</sub>	_	-40 to +85			°C
Master clock frequency	,		Min.	Тур.	Max.	MHz
	tosc	_	3.5	4.096	4.5	IVIIIZ

#### **ELECTRICAL CHARACTERISTICS**

#### **DC** Characteristics

 $(V_{DD}=4.5 \text{ to } 5.5 \text{ V}, \text{GND}=0 \text{ V}, \text{Ta}=-40 \text{ to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
High level input voltage	V <sub>IH</sub>	_	0.84×V <sub>DD</sub>	_	_	V
Low level input voltage	V <sub>IL</sub>	_	_		$0.17 \times V_{DD}$	V
High level output voltage	V <sub>OH</sub>	I <sub>OH</sub> =-1 mA	4.6		_	V
Low level output voltage	V <sub>OL</sub>	I <sub>OL</sub> =2 mA	_	_	0.4	V
High level input current 1	I <sub>IH1</sub>	$V_{IH}=V_{DD}$	_		10	μΑ
High level input current 2	I <sub>IH2</sub>	Internal pull-down resistor	30	90	200	μΑ
Low level input current 1	I <sub>IL1</sub>	V <sub>IL</sub> =GND	-10	_	_	μΑ
Low level input current 2 *1	I <sub>IL2</sub>	Internal pull-up resistor	-200	-90	-30	μΑ
Operating current	I <sub>DD</sub>	f <sub>OSC</sub> =4.096 MHz, No load	-	6	10	mA
Standby current	I <sub>DS</sub>	Ta=-40°C to +50°C	_	_	10	μΑ
		Ta=-40°C to +85°C	_		30	μΑ
D/A output relative accuracy	V <sub>DAE</sub>	When D/A output selected	-	_	40	mV
D/A output impedance	R <sub>DAO</sub>	When D/A output selected *2	15	25	35	kΩ
		When D/A output selected *3	15	30	45	kΩ
LPF driving resisance	R <sub>AOUT</sub>	When LPF output selected	50	_	_	kΩ
LPF output impedance	R <sub>LPF</sub>	I <sub>F</sub> =100 μA	_	1	3	kΩ

<sup>\*1.</sup> Applied to  $\overline{RESET}$ ,  $\overline{CMD}$ ,  $\overline{ST}$ ,  $\overline{CH}$ .

#### **DC Characteristics**

 $(V_{DD}=2.4 \text{ to } 3.6 \text{ V}, \text{GND=0 V}, \text{Ta=-40 to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
High level input voltage	V <sub>IH</sub>	_	$0.84 \times V_{DD}$	_	_	V
Low level input voltage	$V_{IL}$	_	_		$0.17\times V_{DD}$	V
High level output voltage	V <sub>OH</sub>	I <sub>OH</sub> =-1 mA	2.6		_	V
Low level output voltage	V <sub>OL</sub>	I <sub>OL</sub> =2 mA	_	_	0.4	V
High level input current 1	I <sub>IH1</sub>	$V_{IH}=V_{DD}$	-	_	10	μΑ
High level input current 2	I <sub>IH2</sub>	Internal pull-down resistor	10	30	100	μΑ
Low level input current 1	I <sub>IL1</sub>	V <sub>IL</sub> =GND	-10		_	μΑ
Low level input current 2 (Note)	I <sub>IL2</sub>	Internal pull-up resistor	-100	-30	-10	μΑ
Operating current	I <sub>DD</sub>	f <sub>OSC</sub> =4.096 MHz, No load	_	4	7	mA
Standby current	I <sub>DS</sub>	Ta=-40°C to +50°C	_		5	μΑ
		Ta=-40°C to +85°C	_	_	20	μΑ
D/A output relative accuracy	V <sub>DAE</sub>	When D/A output selected	_	_	20	mV
D/A output impedance	R <sub>DAO</sub>	When D/A output selected	15	25	35	kΩ
LPF driving resistance	R <sub>AOUT</sub>	When LPF output selected	50	_	_	kΩ
LPF output impedance	R <sub>LPF</sub>	I <sub>F</sub> =100 μA	_	1	3	kΩ


Note: Applied to  $\overline{RESET}$ ,  $\overline{CMD}$ ,  $\overline{ST}$ ,  $\overline{CH}$ .

<sup>\*2.</sup> Applied to MSM6652/53/54/55/56, MSM6652A/53A/54A/55A/56A/58A, MSM6650.

<sup>\*3.</sup> Applied to MSM66P54/P56.


#### **APPLICATION CIRCUITS**

(MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx, MSM66P54/P56-xx)




**Application Circuit in Serial Input Interface Mode** 


(MSM6652/53/54/55/56-xxx, MSM6652A/53A/54A/55A/56A/58A-xxx, MSM66P54/P56-xx)



**Application circuit in Parallel Input Interface Mode** 




Application Circuit in Microcontroller Interface Mode Using Four 1-Mbit EPROMs (Serial Input Interface)




Application Circuit in Microcontroller Interface Mode Using Four 1-Mbit EPROMs (Parallel Input Interface)

#### **PACKAGE DIMENSIONS**


(Unit: mm)






Notes for Mounting the Surface Mount Type Package


The SOP, QFP, TSOP, TQFP, LQFP, SOJ, QFJ (PLCC), SHP, and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).





Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, TQFP, LQFP, SOJ, QFJ (PLCC), SHP, and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).



#### **NOTICE**

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2000 Oki Electric Industry Co., Ltd.